The DDS-based FPGA design, the procedures used verilog HDL language, the use of DDS+ Pll frequency

ep2c35_4_17_dds
...............\dds.asm.rpt
...............\dds.cdf
...............\dds.done
...............\dds.fit.rpt
...............\dds.fit.smsg
...............\dds.fit.summary
...............\dds.flow.rpt
...............\dds.map.rpt
...............\dds.map.summary
...............\dds.pin
...............\dds.pof
...............\dds.qpf
...............\dds.qsf
...............\dds.qws
...............\dds.sof
...............\dds.tan.rpt
...............\dds.tan.summary
...............\dds.v
...............\dds.v.bak
...............\dds_rom.inc
...............\dds_rom.mif
...............\dds_rom.tdf

...............\dds_rom_waveforms.html
...............\dds_test.v
...............\dds_top.v
...............\dds_top.v.bak
...............\pll.inc
...............\pll.ppf
...............\pll.tdf

...............\pll_waveforms.html
...............\prev_cmp_dds.qmsg

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．