Introduction - If you have any usage issues, please Google them yourself
Verilog language used to achieve the five frequency meter design, to achieve functional verification, signal frequency measurement by the internal clock source frequency to be, in order to 25KHZ, the serial data output for output. The use of hardware resources is altera s EPM7218, crystal to 40MHZ.