Introduction - If you have any usage issues, please Google them yourself
Verilog written procedures for finite state machines to achieve the detection of a binary sequence, the finite state machine with 8 states, and can be freely modified, as a test.