Hot Search : Source embeded web remote control p2p game More...
Location : Home Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog

shift_reg

  • Category : VHDL-FPGA-Verilog
  • Tags :
  • Update : 2012-11-26
  • Size : 1.29mb
  • Downloaded :0次
  • Author :b****
  • About : Nobody
  • PS : If download it fails, try it again. Download again for free!
Download1 Download2
Don't use download software fo downloading.
If download fail,Try it again for free.
Introduction - If you have any usage issues, please Google them yourself
shift-reg
Packet file list
(Preview for download)
移位寄存器实验例程及文档
........................\shift_reg
........................\.........\component
........................\.........\constraint
........................\.........\coreconsole
........................\.........\designer
........................\.........\........\impl1
........................\.........\........\.....\designer.log
........................\.........\........\.....\designer_gen_ba.log
........................\.........\........\.....\shift_reg.adb
........................\.........\........\.....\shift_reg.dtf
........................\.........\........\.....\.............\verify.log
........................\.........\........\.....\shift_reg.ide_des
........................\.........\........\.....\shift_reg.pdb
........................\.........\........\.....\shift_reg.pdb.depends
........................\.........\........\.....\shift_reg.tcl
........................\.........\........\.....\shift_reg_ba.sdf
........................\.........\........\.....\shift_reg_ba.sdf_max.csd
........................\.........\........\.....\shift_reg_ba.v
........................\.........\........\.....\shift_reg_fp
........................\.........\........\.....\............\$$FlashPro_FPBBALTLPT1.L$$
........................\.........\........\.....\............\projectData
........................\.........\........\.....\............\...........\shift_reg.pdb
........................\.........\........\.....\............\shift_reg.log
........................\.........\........\.....\............\shift_reg.pro
........................\.........\........\.....\simulation
........................\.........\........\.....\..........\postlayout
........................\.........\........\.....\..........\..........\shift_reg
........................\.........\........\.....\..........\..........\.........\verilog.psm
........................\.........\........\.....\..........\..........\.........\_primary.dat
........................\.........\........\.....\..........\..........\.........\_primary.dbs
........................\.........\........\.....\..........\..........\.........\_primary.vhd
........................\.........\........\.....\..........\..........\_info
........................\.........\........\.....\..........\..........\_temp
........................\.........\........\.....\..........\..........\_vmake
........................\.........\hdl
........................\.........\...\clk_div.v
........................\.........\...\shift_reg.v
........................\.........\phy_synthesis
........................\.........\shift_reg.prj
........................\.........\simulation
........................\.........\..........\modelsim.ini
........................\.........\..........\modelsim.log
........................\.........\..........\run.do
........................\.........\..........\vsim.wlf
........................\.........\smartgen
........................\.........\........\smartgen.aws
........................\.........\stimulus
........................\.........\synthesis
........................\.........\.........\.recordref
........................\.........\.........\backup
........................\.........\.........\......\shift_reg.srr
........................\.........\.........\coreip
........................\.........\.........\run_options.txt
........................\.........\.........\shift_reg.areasrr
........................\.........\.........\shift_reg.edn
........................\.........\.........\shift_reg.map
........................\.........\.........\shift_reg.pdc
........................\.........\.........\shift_reg.sdf
........................\.........\.........\shift_reg.so
........................\.........\.........\shift_reg.srd
........................\.........\.........\shift_reg.srm
........................\.........\.........\shift_reg.srr
........................\.........\.........\shift_reg.srs
........................\.........\.........\shift_reg.szr
........................\.........\.........\shift_reg.
Related instructions
  • We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
  • The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
  • Please use Winrar for decompression tools
  • If download fail, Try it againg or Feedback to us.
  • If downloaded content did not match the introduction, Feedback to us,Confirm and will be refund.
  • Before downloading, you can inquire through the uploaded person information

Nothing.

Post Comment
*Quick comment Recommend Not bad Password Unclear description Not source
Lost files Unable to decompress Bad
*Content :
*Captcha :
CodeBus is one of the largest source code repositories on the Internet!
Contact us :
1999-2046 CodeBus All Rights Reserved.