IC VHDL design

74hc4017.pdf
74hc4017
........\4017_module.prj
........\component
........\constraint
........\coreconsole
........\designer
........\........\impl1
........\........\.....\4017model.ide_des
........\........\.....\4017_module.ide_des
........\........\.....\designer.log
........\........\.....\designer_synth_check.log
........\........\.....\model.ide_des
........\........\.....\model4017.adb
........\........\.....\model4017.dtf
........\........\.....\.............\verify.log
........\........\.....\model4017.ide_des
........\........\.....\model4017.pdb
........\........\.....\model4017.pdb.depends
........\........\.....\model4017.tcl
........\........\.....\model4017_ba.sdf
........\........\.....\model4017_ba.sdf_max.csd
........\........\.....\model4017_ba.v
........\........\.....\model4017_fp
........\........\.....\............\$$FlashPro_FPBBALTLPT1.L$$
........\........\.....\............\model4017.log
........\........\.....\............\model4017.pro
........\........\.....\............\projectData
........\........\.....\............\...........\model4017.pdb
........\........\.....\simulation
........\........\.....\..........\postlayout
........\........\.....\..........\..........\model4017
........\........\.....\..........\..........\.........\verilog.psm
........\........\.....\..........\..........\.........\_primary.dat
........\........\.....\..........\..........\.........\_primary.dbs
........\........\.....\..........\..........\.........\_primary.vhd
........\........\.....\..........\..........\stimulus
........\........\.....\..........\..........\........\verilog.psm
........\........\.....\..........\..........\........\_primary.dat
........\........\.....\..........\..........\........\_primary.dbs
........\........\.....\..........\..........\........\_primary.vhd
........\........\.....\..........\..........\tb_clock_minmax
........\........\.....\..........\..........\...............\verilog.psm
........\........\.....\..........\..........\...............\_primary.dat
........\........\.....\..........\..........\...............\_primary.dbs
........\........\.....\..........\..........\...............\_primary.vhd
........\........\.....\..........\..........\testbench
........\........\.....\..........\..........\.........\verilog.psm
........\........\.....\..........\..........\.........\_primary.dat
........\........\.....\..........\..........\.........\_primary.dbs
........\........\.....\..........\..........\.........\_primary.vhd
........\........\.....\..........\..........\_info
........\........\.....\..........\..........\_temp
........\........\.....\..........\..........\_vmake
........\hdl
........\...\4017_module.v
........\phy_synthesis
........\simulation
........\..........\modelsim.ini
........\..........\modelsim.ini.sav
........\..........\modelsim.log
........\..........\postsynth
........\..........\.........\model4017
........\..........\.........\.........\verilog.psm
........\..........\.........\.........\_primary.dat
........\..........\.........\.........\_primary.dbs
........\..........\.........\.........\_primary.vhd
........\..........\.........\stimulus
........\..........\.........\........\verilog.psm
........\..........\.........\........\_primary.dat
........\..........\.........\........\_primary.dbs
........\..........\.........\........\_primary.vhd
........\..........\.........\tb_clock_minmax
........\..........\.........\...............\verilog.psm
........\..........\.........\...............\_primary.dat
........\..........\.........\...............\_primary.dbs
........\..........\.........\...............\_primary.vhd
........\..........\.........\testbench
........\..........\.........\.........\verilog.psm
........\..........\.........\.........\_primary.dat
........\..........\.........\.........\_primary.dbs
........\..........\.........\.........\_primary.vhd
........\..........\.........\_info
........\..........\.........\_temp
........\..........\.........\_vmake
........\..........\presynth
........\..........\........\model

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．