Hot Search : Source embeded web remote control p2p game More...
Location : Home Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog

pci_32tlite_oc

  • Category : VHDL-FPGA-Verilog
  • Tags :
  • Update : 2012-11-26
  • Size : 3.76mb
  • Downloaded :1次
  • Author :陈****
  • About : Nobody
  • PS : If download it fails, try it again. Download again for free!
Download1 Download2
Don't use download software fo downloading.
If download fail,Try it again for free.
Introduction - If you have any usage issues, please Google them yourself
Embedded pci bus IP core of the rtl source code, Verilog realization of
Packet file list
(Preview for download)
pci32tlite_oc_R03
.................\Doc
.................\...\pci32tLite_howto.pdf
.................\...\pci32tLite_oc_um_dm.pdf
.................\historico.hst
.................\lgpl-3.0.txt
.................\Projects
.................\........\maxii_uart
.................\........\..........\Altera
.................\........\..........\......\db
.................\........\..........\......\..\maxii_uart.asm.qmsg
.................\........\..........\......\..\maxii_uart.asm_labs.ddb
.................\........\..........\......\..\maxii_uart.cbx.xml
.................\........\..........\......\..\maxii_uart.cmp.cdb
.................\........\..........\......\..\maxii_uart.cmp.hdb
.................\........\..........\......\..\maxii_uart.cmp.logdb
.................\........\..........\......\..\maxii_uart.cmp.rdb
.................\........\..........\......\..\maxii_uart.cmp.tdb
.................\........\..........\......\..\maxii_uart.cmp0.ddb
.................\........\..........\......\..\maxii_uart.db_info
.................\........\..........\......\..\maxii_uart.eco.cdb
.................\........\..........\......\..\maxii_uart.fit.qmsg
.................\........\..........\......\..\maxii_uart.hier_info
.................\........\..........\......\..\maxii_uart.hif
.................\........\..........\......\..\maxii_uart.map.cdb
.................\........\..........\......\..\maxii_uart.map.hdb
.................\........\..........\......\..\maxii_uart.map.logdb
.................\........\..........\......\..\maxii_uart.map.qmsg
.................\........\..........\......\..\maxii_uart.pre_map.cdb
.................\........\..........\......\..\maxii_uart.pre_map.hdb
.................\........\..........\......\..\maxii_uart.rtlv.hdb
.................\........\..........\......\..\maxii_uart.rtlv_sg.cdb
.................\........\..........\......\..\maxii_uart.rtlv_sg_swap.cdb
.................\........\..........\......\..\maxii_uart.sgdiff.cdb
.................\........\..........\......\..\maxii_uart.sgdiff.hdb
.................\........\..........\......\..\maxii_uart.sld_design_entry.sci
.................\........\..........\......\..\maxii_uart.sld_design_entry_dsc.sci
.................\........\..........\......\..\maxii_uart.smp_dump.txt
.................\........\..........\......\..\maxii_uart.syn_hier_info
.................\........\..........\......\..\maxii_uart.tan.qmsg
.................\........\..........\......\..\maxii_uart.tis_db_list.ddb
.................\........\..........\......\..\maxii_uart.tmw_info
.................\........\..........\......\maxii_uart.asm.rpt
.................\........\..........\......\maxii_uart.done
.................\........\..........\......\maxii_uart.fit.rpt
.................\........\..........\......\maxii_uart.fit.summary
.................\........\..........\......\maxii_uart.flow.rpt
.................\........\..........\......\maxii_uart.map.rpt
.................\........\..........\......\maxii_uart.map.summary
.................\........\..........\......\maxii_uart.pin
.................\........\..........\......\maxii_uart.pof
.................\........\..........\......\maxii_uart.qpf
.................\........\..........\......\maxii_uart.qsf
.................\........\..........\......\maxii_uart.qws
.................\........\..........\......\maxii_uart.tan.rpt
.................\........\..........\......\maxii_uart.tan.summary
.................\........\..........\......\maxii_uart_assignment_defaults.qdf
.................\........\..........\maxii_uart.vhd
.................\Rtl
.................\...\onalib.vhd
.................\...\pci32tlite.vhd
.................\...\pcidec.vhd
.................\...\pcidmux.vhd
.................\...\pcipargen.vhd
.................\...\pciregs.vhd
.................\...\pciwbsequ.vhd
Related instructions
  • We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
  • The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
  • Please use Winrar for decompression tools
  • If download fail, Try it againg or Feedback to us.
  • If downloaded content did not match the introduction, Feedback to us,Confirm and will be refund.
  • Before downloading, you can inquire through the uploaded person information

Nothing.

Post Comment
*Quick comment Recommend Not bad Password Unclear description Not source
Lost files Unable to decompress Bad
*Content :
*Captcha :
CodeBus is one of the largest source code repositories on the Internet!
Contact us :
1999-2046 CodeBus All Rights Reserved.