The use of FPGA programmable features, in-house preparation of a 8051 soft-core. Passed debugging.

8051Verilog\1239505097.jpg
...........\Acc.v
...........\All.v
...........\Alu.v
...........\alu_src1_sel.v
...........\alu_src2_sel.v
...........\alu_src3_sel.v
...........\Comp.v
...........\cy_select.v
...........\Decoder.v
...........\Defines.v
...........\Divide.v
...........\Dptr.v
...........\ext_addr_sel.v
...........\immediate_sel.v
...........\IndiAddr.v
...........\Make
...........\Multiply.v
...........\op_select.v
...........\Pc.v
...........\Port_out.v
...........\Psw.v
...........\Ram.v
...........\ram_rd_sel.v
...........\Ram_sel.v
...........\ram_wr_sel.v
...........\Reg1.v
...........\Reg2.v
...........\Reg3.v
...........\Reg4.v
...........\Reg5.v
...........\Reg8.v
...........\Reg8r.v
...........\Rom.v
...........\rom_addr_sel.v
...........\Sp.v
...........\Tb_all.v
...........\transcript
8051Verilog

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．