Introduction - If you have any usage issues, please Google them yourself
When the DLL_FREQUENCY_MODE attribute is set to High, the frequency of the
clock signal at the CLKIN input must be in the High (DLL_CLKIN_MIN_HF to
DLL_CLKIN_MAX_HF) frequency range (MHz). See The Programmable Logic Data
Book for the current DLL_CLKIN_MIN_HF to DLL_CLKIN_MAX_HF frequency
range values. In High frequency mode, only the CLK0, CLK180, and CLKDV outputs
are available.