Hot Search : Source embeded web remote control p2p game More...
Location : Home Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog

61EDA_D950

  • Category : VHDL-FPGA-Verilog
  • Tags :
  • Update : 2012-11-26
  • Size : 579kb
  • Downloaded :0次
  • Author :1**
  • About : Nobody
  • PS : If download it fails, try it again. Download again for free!
Download1 Download2
Don't use download software fo downloading.
If download fail,Try it again for free.
Introduction - If you have any usage issues, please Google them yourself
VHDL
Packet file list
(Preview for download)
VHDL实现的交通灯程序\trafficlightvhdlcode\04112 刘巍 交通灯.doc
....................\....................\6v\cmp_state.ini
....................\....................\..\ControlA.vhd
....................\....................\..\ControlB.vhd
....................\....................\..\db\add_sub_5ph.tdf
....................\....................\..\..\add_sub_dph.tdf
....................\....................\..\..\Main.asm.qmsg
....................\....................\..\..\Main.cmp.cdb
....................\....................\..\..\Main.cmp.ddb
....................\....................\..\..\Main.cmp.hdb
....................\....................\..\..\Main.cmp.rdb
....................\....................\..\..\Main.cmp.tdb
....................\....................\..\..\Main.db_info
....................\....................\..\..\Main.fit.qmsg
....................\....................\..\..\Main.hier_info
....................\....................\..\..\Main.hif
....................\....................\..\..\Main.map.cdb
....................\....................\..\..\Main.map.hdb
....................\....................\..\..\Main.map.qmsg
....................\....................\..\..\Main.pre_map.hdb
....................\....................\..\..\Main.project.hdb
....................\....................\..\..\Main.rtlv.hdb
....................\....................\..\..\Main.rtlv_sg.cdb
....................\....................\..\..\Main.rtlv_sg_swap.cdb
....................\....................\..\..\Main.sgdiff.cdb
....................\....................\..\..\Main.sgdiff.hdb
....................\....................\..\..\Main.sim.hdb
....................\....................\..\..\Main.sim.qmsg
....................\....................\..\..\Main.sim.rdb
....................\....................\..\..\Main.sim.vwf
....................\....................\..\..\Main.sld_design_entry.sci
....................\....................\..\..\Main.sld_design_entry_dsc.sci
....................\....................\..\..\Main.syn_hier_info
....................\....................\..\..\Main.tan.qmsg
....................\....................\..\..\Main_cmp.qrpt
....................\....................\..\..\Main_sim.qrpt
....................\....................\..\Debounce.vhd
....................\....................\..\Display.vhd
....................\....................\..\Emergency.vhd
....................\....................\..\Frequency1.vhd
....................\....................\..\Main.asm.rpt
....................\....................\..\Main.cdf
....................\....................\..\Main.done
....................\....................\..\Main.fit.eqn
....................\....................\..\Main.fit.rpt
....................\....................\..\Main.fit.summary
....................\....................\..\Main.flow.rpt
....................\....................\..\Main.map.eqn
....................\....................\..\Main.map.rpt
....................\....................\..\Main.map.summary
....................\....................\..\Main.pin
....................\....................\..\Main.pof
....................\....................\..\Main.qpf
....................\....................\..\Main.qsf
....................\....................\..\Main.qws
....................\....................\..\Main.sim.rpt
....................\....................\..\Main.tan.rpt
....................\....................\..\Main.tan.summary
....................\....................\..\Main.vhd
....................\....................\..\Main.vwf
....................\....................\..\Main_assignment_defaults.qdf
....................\....................\..\sim.cfg
....................\....................\..\StatusSelect.vhd
....................\....................\..\TimeSelect.vhd
....................\....................\..\transcript
....................\使用说明请参看右侧注释====〉〉.txt
....................\trafficlightvhdlcode\6v\db
....................\....................\6v
....
Related instructions
  • We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
  • The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
  • Please use Winrar for decompression tools
  • If download fail, Try it againg or Feedback to us.
  • If downloaded content did not match the introduction, Feedback to us,Confirm and will be refund.
  • Before downloading, you can inquire through the uploaded person information

Nothing.

Post Comment
*Quick comment Recommend Not bad Password Unclear description Not source
Lost files Unable to decompress Bad
*Content :
*Captcha :
CodeBus is one of the largest source code repositories on the Internet!
Contact us :
1999-2046 CodeBus All Rights Reserved.