Hot Search : Source embeded web remote control p2p game More...
Location : Home Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog

82_Examples_for_VHDL_and_Verilog_code

  • Category : VHDL-FPGA-Verilog
  • Tags :
  • Update : 2012-11-26
  • Size : 79kb
  • Downloaded :0次
  • Author :M**
  • About : Nobody
  • PS : If download it fails, try it again. Download again for free!
Download1 Download2
Don't use download software fo downloading.
If download fail,Try it again for free.
Introduction - If you have any usage issues, please Google them yourself
82 VHDL, verilog test case, involving a variety of grammatical rules. which is you learn the HDL language helper.
Packet file list
(Preview for download)
82 Examples for VHDL and Verilog code\12位寄存器_verilog.v
.....................................\16450异步通讯接口,ALDEC提供.vhd
.....................................\16450异步通讯接口,ALDEC提供_verilog.v
.....................................\4位乘法器_vhdl.txt
.....................................\4位除法器_vhdl.txt
.....................................\fifo_vhdl.txt
.....................................\LED七段译码 _vhdl.txt
.....................................\stop_watch.vhd
.....................................\VHDL_计数器及testbench.txt
.....................................\一个VHDL实现的测频计.vhd
.....................................\一个同步状态机_verilog.txt
.....................................\一个游戏程序mancala_vhdl.vhd
.....................................\一个简单的UART_verilog.v
.....................................\一个简单的UART_vhdl.vhd
.....................................\一个简单的状态机 _altera_vhdl.vhd
.....................................\一个简单的状态机_altera_verilog.v
.....................................\三人表决器(三种不同的描述方式)_vhdl.txt
.....................................\三态总线_vhdl.txt
.....................................\二进制到BCD码转换_verilog.txt
.....................................\二进制到BCD码转换_vhd.txt
.....................................\二进制到格雷码转换_verilog.txt
.....................................\二进制到格雷码转换_vhdl.txt
.....................................\伪随机数产生器_vhdl.vhd
.....................................\伪随机比特发生器_vhdl.txt
.....................................\使用列举类型的状态机_vhdl.vhd
.....................................\使用变量的状态机_vhdl.txt
.....................................\元件例化与层次设计_verilog.txt
.....................................\元件例化与层次设计_vhdl.txt
.....................................\加法器描述_vhdl.txt
.....................................\加法器源程序_verilog.v
.....................................\加法器源程序_vhdl.vhd
.....................................\加法器:generate语句的应用_vhdl.txt
.....................................\双2-4译码器:74139_vhdl.txt
.....................................\双向总线_vhdl.txt
.....................................\双向管脚(clocked bidirectional pin)_verilog.txt
.....................................\各种功能的计数器_altera_vhdl.vhd
.....................................\各种类型计数器 _altera_verilog.v
.....................................\四D触发器:74175_vhdl .txt
.....................................\地址译码(for m68008)_vhdl.txt
.....................................\多路选择器 (使用case语句)_vhdl .txt
.....................................\多路选择器(MUX)_verilog.txt
.....................................\多路选择器(使用if-else语句)_vhdl.txt
.....................................\多路选择器(使用select语句)_vhdl.txt
.....................................\多路选择器(使用when-else语句)_vhdl.txt
.....................................\将16进制转化为std_logic_vhdl.txt
.....................................\布斯乘法器__vhdl.txt
.....................................\带load、clr等功能的寄存器_vhdl.vhd
.....................................\带load,clr等功能的寄存器_verilog.v
.....................................\带三态输出的8位D寄存器:74374_374_vhdl.txt
.....................................\带同步复位的状态机_vhdl.txt
.....................................\带莫尔_米勒输出的状态机_vhdl.txt
.....................................\并口通讯代码(调试通过).txt
.....................................\无符号数到整数的转换_altera_vhdl.vhd
.....................................\最高优先级编码器_vhdl .txt
.....................................\条件赋值:使用when else语句_vhdl.vhd
.....................................\条件赋值:使用列举类型_vhdl.vhd
.....................................\条件赋值:使用多路选择器_vhdl.vhd
.....................................\步进电机控制器_vhdl.vhd
.....................................\汉明纠错吗编码器_vhdl.txt
.....................................\汉明纠错吗译码器_vhdl.txt
.....................................\波形发生器(含test
Related instructions
  • We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
  • The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
  • Please use Winrar for decompression tools
  • If download fail, Try it againg or Feedback to us.
  • If downloaded content did not match the introduction, Feedback to us,Confirm and will be refund.
  • Before downloading, you can inquire through the uploaded person information

Nothing.

Post Comment
*Quick comment Recommend Not bad Password Unclear description Not source
Lost files Unable to decompress Bad
*Content :
*Captcha :
CodeBus is one of the largest source code repositories on the Internet!
Contact us :
1999-2046 CodeBus All Rights Reserved.