Hot Search : Source embeded web remote control p2p game More...
Location : Home Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog

ddrct_np_xm_3_005_1

  • Category : VHDL-FPGA-Verilog
  • Tags :
  • Update : 2012-11-26
  • Size : 651kb
  • Downloaded :0次
  • Author :董***
  • About : Nobody
  • PS : If download it fails, try it again. Download again for free!
Download1 Download2
Don't use download software fo downloading.
If download fail,Try it again for free.
Introduction - If you have any usage issues, please Google them yourself
有关ddr控制设计的问题,ddrct_np_xm_3_005_1.zip,非常值得参考!
Packet file list
(Preview for download)
ddrct_np_xm_3_005\default.css
.................\Readme.htm
.................\tutorial
.................\xm
.................\..\ver3
.................\..\....\eval
.................\..\....\....\readme.txt
.................\..\....\....\simulation
.................\..\....\....\..........\scripts
.................\..\....\....\..........\.......\eval_ddr_sim_verilog.do
.................\..\....\....\..........\.......\eval_ddr_sim_vhdl.do
.................\..\....\....\..........\verilog.log
.................\..\....\....\testbench
.................\..\....\....\.........\verilog
.................\..\....\....\.........\.......\ddr_top_tb.v
.................\..\....\....\.........\vhdl
.................\..\....\....\.........\....\ddr_top_tb.vhd
.................\..\....\....\tests
.................\..\....\....\.....\stimuli_basicrw_cmd.v
.................\..\....\gui_script
.................\..\....\..........\module_gen.zip
.................\..\....\lib
.................\..\....\...\modelsim
.................\..\....\...\........\IP_work
.................\..\....\...\........\.......\@b@b
.................\..\....\...\........\.......\....\verilog.psm
.................\..\....\...\........\.......\....\_primary.dat
.................\..\....\...\........\.......\....\_primary.vhd
.................\..\....\...\........\.......\@d@q@s@b@u@f@b
.................\..\....\...\........\.......\..............\verilog.psm
.................\..\....\...\........\.......\..............\_primary.dat
.................\..\....\...\........\.......\..............\_primary.vhd
.................\..\....\...\........\.......\@d@q@s@d@l@l
.................\..\....\...\........\.......\............\verilog.psm
.................\..\....\...\........\.......\............\_primary.dat
.................\..\....\...\........\.......\............\_primary.vhd
.................\..\....\...\........\.......\@e@h@x@p@l@l@b
.................\..\....\...\........\.......\..............\verilog.psm
.................\..\....\...\........\.......\..............\_primary.dat
.................\..\....\...\........\.......\..............\_primary.vhd
.................\..\....\...\........\.......\@g@s@r
.................\..\....\...\........\.......\......\verilog.psm
.................\..\....\...\........\.......\......\_primary.dat
.................\..\....\...\........\.......\......\_primary.vhd
.................\..\....\...\........\.......\@i@d@d@r@x@b
.................\..\....\...\........\.......\............\verilog.psm
.................\..\....\...\........\.......\............\_primary.dat
.................\..\....\...\........\.......\............\_primary.vhd
.................\..\....\...\........\.......\@o@d@d@r@x@b
.................\..\....\...\........\.......\............\verilog.psm
.................\..\....\...\........\.......\............\_primary.dat
.................\..\....\...\........\.......\............\_primary.vhd
.................\..\....\...\........\.......\@t@s@a@l@l
.................\..\....\...\........\.......\..........\verilog.psm
.................\..\....\...\........\.......\..........\_primary.dat
.................\..\....\...\........\.......\..........\_primary.vhd
.................\..\....\...\........\.......\@v@l@o
.................\..\....\...\........\.......\......\verilog.psm
.................\..\....\...\........\.......\......\_primary.dat
.................\..\....\...\........\.......\......\_primary.vhd
.................\..\....\...\........\.......\cal_dvgen
.................\..\....\...\........\.......\.........\verilog.psm
.................\..\....\...\........\.......\.........\_primary.dat
.................\..\....\...\........\.......\.........\_primary.vhd
.................\..\....\...\........\.......\data_valid_macro
.................\..\....\...\........\.......\................\verilog.psm
.................\..\....\...\........\.......\................\_primary.dat
.................\..\....\...\........\.......\................\_primary.vhd
.................\..\....\...\........\.......\dd
Related instructions
  • We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
  • The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
  • Please use Winrar for decompression tools
  • If download fail, Try it againg or Feedback to us.
  • If downloaded content did not match the introduction, Feedback to us,Confirm and will be refund.
  • Before downloading, you can inquire through the uploaded person information

Nothing.

Post Comment
*Quick comment Recommend Not bad Password Unclear description Not source
Lost files Unable to decompress Bad
*Content :
*Captcha :
CodeBus is one of the largest source code repositories on the Internet!
Contact us :
1999-2046 CodeBus All Rights Reserved.