Hot Search : Source embeded web remote control p2p game More...
Location : Home Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog

ddrct_gen_o4_1_008_1

  • Category : VHDL-FPGA-Verilog
  • Tags :
  • Update : 2012-11-26
  • Size : 1.02mb
  • Downloaded :0次
  • Author :董***
  • About : Nobody
  • PS : If download it fails, try it again. Download again for free!
Download1 Download2
Don't use download software fo downloading.
If download fail,Try it again for free.
Introduction - If you have any usage issues, please Google them yourself
有关ddr设计的控制问题,ddrct_gen_o4_1_008_1.zip 非常有用
Packet file list
(Preview for download)
ddrct_gen_o4_1_008\orca4
..................\.....\ver1
..................\.....\....\eval
..................\.....\....\....\simulation
..................\.....\....\....\..........\scripts
..................\.....\....\....\..........\.......\run_sim_ddrgen.do
..................\.....\....\....\testbench
..................\.....\....\....\.........\ddr_pll_orca_sim.v
..................\.....\....\....\.........\ddr_top_tb.v
..................\.....\....\....\tests
..................\.....\....\....\.....\stimuli_basicrw_cmd.v
..................\.....\....\gui_script
..................\.....\....\lib
..................\.....\....\...\modelsim
..................\.....\....\...\........\work
..................\.....\....\...\........\....\@b@m@z12
..................\.....\....\...\........\....\........\verilog.asm
..................\.....\....\...\........\....\........\_primary.dat
..................\.....\....\...\........\....\........\_primary.vhd
..................\.....\....\...\........\....\@d@c@e32@x4
..................\.....\....\...\........\....\...........\verilog.asm
..................\.....\....\...\........\....\...........\_primary.dat
..................\.....\....\...\........\....\...........\_primary.vhd
..................\.....\....\...\........\....\@f@d1@p3@d@x
..................\.....\....\...\........\....\............\verilog.asm
..................\.....\....\...\........\....\............\_primary.dat
..................\.....\....\...\........\....\............\_primary.vhd
..................\.....\....\...\........\....\@h@p@p@l@l
..................\.....\....\...\........\....\..........\verilog.asm
..................\.....\....\...\........\....\..........\_primary.dat
..................\.....\....\...\........\....\..........\_primary.vhd
..................\.....\....\...\........\....\@s@y@n3@r@a@m
..................\.....\....\...\........\....\.............\verilog.asm
..................\.....\....\...\........\....\.............\_primary.dat
..................\.....\....\...\........\....\.............\_primary.vhd
..................\.....\....\...\........\....\@u@d@f@d@l5_@u@d@p_@x
..................\.....\....\...\........\....\.....................\verilog.asm
..................\.....\....\...\........\....\.....................\_primary.dat
..................\.....\....\...\........\....\.....................\_primary.vhd
..................\.....\....\...\........\....\@v@h@i
..................\.....\....\...\........\....\......\verilog.asm
..................\.....\....\...\........\....\......\_primary.dat
..................\.....\....\...\........\....\......\_primary.vhd
..................\.....\....\...\........\....\@v@l@o
..................\.....\....\...\........\....\......\verilog.asm
..................\.....\....\...\........\....\......\_primary.dat
..................\.....\....\...\........\....\......\_primary.vhd
..................\.....\....\...\........\....\ddrct_gen_o4_1_008
..................\.....\....\...\........\....\..................\verilog.asm
..................\.....\....\...\........\....\..................\_primary.dat
..................\.....\....\...\........\....\..................\_primary.vhd
..................\.....\....\...\........\....\ddr_cmd_exe
..................\.....\....\...\........\....\...........\verilog.asm
..................\.....\....\...\........\....\...........\_primary.dat
..................\.....\....\...\........\....\...........\_primary.vhd
..................\.....\....\...\........\....\ddr_databusif
..................\.....\....\...\........\....\.............\verilog.asm
..................\.....\....\...\........\....\.............\_primary.dat
..................\.....\....\...\........\....\.............\_primary.vhd
..................\.....\....\...\........\....\ddr_genericif
..................\.....\....\...\........\....\.............\verilog.asm
..................\.....\....\...\........\....\.............\_primary.dat
..................\.....\....\...\........\....\.............\_primary.vhd
..................\..
Related instructions
  • We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
  • The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
  • Please use Winrar for decompression tools
  • If download fail, Try it againg or Feedback to us.
  • If downloaded content did not match the introduction, Feedback to us,Confirm and will be refund.
  • Before downloading, you can inquire through the uploaded person information

Nothing.

Post Comment
*Quick comment Recommend Not bad Password Unclear description Not source
Lost files Unable to decompress Bad
*Content :
*Captcha :
CodeBus is one of the largest source code repositories on the Internet!
Contact us :
1999-2046 CodeBus All Rights Reserved.