FPGA project examples. Verilog HDL language

FPGA\AD_TEST\ADC_ADS7822.bsf
....\.......\ADC_ADS7822.v
....\.......\ADC_ADS7822.v.bak
....\.......\AD_TEST.asm.rpt
....\.......\AD_TEST.bdf
....\.......\AD_TEST.done
....\.......\AD_TEST.dpf
....\.......\AD_TEST.fit.rpt
....\.......\AD_TEST.fit.smsg
....\.......\AD_TEST.fit.summary
....\.......\AD_TEST.flow.rpt
....\.......\AD_TEST.map.rpt
....\.......\AD_TEST.map.smsg
....\.......\AD_TEST.map.summary
....\.......\AD_TEST.pin
....\.......\AD_TEST.pof
....\.......\AD_TEST.qpf
....\.......\AD_TEST.qsf
....\.......\AD_TEST.qws
....\.......\AD_TEST.sof
....\.......\AD_TEST.tan.rpt
....\.......\AD_TEST.tan.summary
....\.......\bin27seg.bsf
....\.......\bin27seg.v
....\.......\bin27seg.v.bak
....\.......\mod.v.bak
....\.......\mode.v
....\.......\mode.v.bak
....\.......\Setup.tcl
....\.......\Setup.tcl.bak
....\beep_v\beep.asm.rpt
....\......\beep.bdf
....\......\beep.cdf
....\......\beep.done
....\......\beep.dpf
....\......\beep.fit.eqn
....\......\beep.fit.rpt
....\......\beep.fit.smsg
....\......\beep.fit.summary
....\......\beep.flow.rpt
....\......\beep.map.eqn
....\......\beep.map.rpt
....\......\beep.map.summary
....\......\beep.pin
....\......\beep.pof
....\......\beep.qpf
....\......\beep.qsf
....\......\beep.qws
....\......\beep.sof
....\......\beep.tan.rpt
....\......\beep.tan.summary
....\......\beep_assignment_defaults.qdf
....\......\buzzer.bsf
....\......\buzzer.v
....\......\setup.tcl
....\......\setup.tcl.bak
....\DA_TEST\dac_tlv5616.bsf
....\.......\dac_tlv5616.v
....\.......\dac_tlv5616.v.bak
....\.......\DA_TEST.asm.rpt
....\.......\DA_TEST.bdf
....\.......\DA_TEST.done
....\.......\DA_TEST.fit.rpt
....\.......\DA_TEST.fit.smsg
....\.......\DA_TEST.fit.summary
....\.......\DA_TEST.flow.rpt
....\.......\DA_TEST.map.rpt
....\.......\DA_TEST.map.smsg
....\.......\DA_TEST.map.summary
....\.......\DA_TEST.pin
....\.......\DA_TEST.pof
....\.......\DA_TEST.qpf
....\.......\DA_TEST.qsf
....\.......\DA_TEST.qws
....\.......\DA_TEST.sof
....\.......\DA_TEST.tan.rpt
....\.......\DA_TEST.tan.summary
....\.......\seg7led.bsf
....\.......\seg7led.v
....\.......\seg7led.v.bak
....\.......\setup.tcl
....\.......\setup.tcl.bak
....\.......\spi.bsf
....\.......\spi.v
....\.......\spi.v.bak
....\FPGA工程例子文档使用说明.txt
....\I2C_v\at24c08.pdf
....\.....\delay_reset_block.bdf
....\.....\delay_reset_block.bsf
....\.....\i2c.bsf
....\.....\i2c.v
....\.....\i2c.v.bak
....\.....\I2C_AV_Config.bsf
....\.....\I2C_AV_Config.v
....\.....\I2C_AV_Config.v.bak
....\.....\I2C_Controller.bsf
....\.....\I2C_Controller.v
....\.....\I2C_Controller.v.bak
....\.....\I2C_FPGA.asm.rpt
....\.....\I2C_FPGA.bdf

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．