Gives a Gray code using the address coding Yi-step implementation of FIFO method, and gives the VHDL program to address the problems caused by the asynchronous read and write clocks. In order to solve the operational problems of asynchronous FIFO, this paper presents a Gray code to encode the address of the asynchronous FIFO design and circuit design using VHDL language, using Altera' s FPGA realization FLEX10KE series, the circuit software simulation and hardware implementation has passed authentication, and is applied to a variety of circuits. Practice has proved that it can resolve the error generated due to asynchronous, while increasing application flexibility.

back_ztj.vhd
yfifo.vhd

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．