FPGA-based serial communication interface design, using hardware description language VHDL implementation

RS\RS.ise
..\top.twx
..\top.twr
..\RS_xdb\tmp\ise\version
..\......\...\...\__OBJSTORE__\HierarchicalDesign\HDProject\HDProject
..\......\...\...\............\..................\.........\HDProject_StrTbl
..\......\...\...\............\..................\__stored_object_table__
..\......\...\...\............\PnAutoRun\Scripts\RunOnce_tcl
..\......\...\...\............\.........\.......\RunOnce_tcl_StrTbl
..\......\...\...\............\.rojectNavigatorGui\GuiProjectData
..\......\...\...\............\...................\GuiProjectData_StrTbl
..\......\...\...\............\xreport\Gc_RvReportViewer-Current-Module
..\......\...\...\............\.......\Gc_RvReportViewer-Current-Module_StrTbl
..\......\...\...\............\.......\Gc_RvReportViewer-Module-Data-top
..\......\...\...\............\.......\Gc_RvReportViewer-Module-Data-top_StrTbl
..\......\...\...\............\.......\Gc_RvReportViewer-Module-DataFactory-Default
..\......\...\...\............\.......\Gc_RvReportViewer-Module-DataFactory-Default_StrTbl
..\......\...\...\............\ProjectNavigator\dpm_project_main\dpm_project_main
..\......\...\...\............\................\................\dpm_project_main_StrTbl
..\......\...\...\............\................\................\NameMap
..\......\...\...\............\................\................\NameMap_StrTbl
..\......\...\...\............\................\__stored_objects__
..\......\...\...\............\................\__stored_objects___StrTbl
..\......\...\...\............\................\__stored_object_table__
..\......\...\...\..REGISTRY__\Autonym\regkeys
..\......\...\...\............\Cs\regkeys
..\......\...\...\............\HierarchicalDesign\HDProject\regkeys
..\......\...\...\............\..................\regkeys
..\......\...\...\............\ProjectNavigator\regkeys
..\......\...\...\............\................Gui\regkeys
..\......\...\...\............\STE\netgen\regkeys
..\......\...\...\............\...\regkeys
..\......\...\...\............\...\ngdbuild\regkeys
..\......\...\...\............\...\map\regkeys
..\......\...\...\............\...\par\regkeys
..\......\...\...\............\...\trce\regkeys
..\......\...\...\............\...\bitgen\regkeys
..\......\...\...\............\...\xst\regkeys
..\......\...\...\............\.rcCtrl\regkeys
..\......\...\...\............\WebTalk\DesignDataCollection\regkeys
..\......\...\...\............\.......\regkeys
..\......\...\...\............\XSLTProcess\regkeys
..\......\...\...\............\_ProjRepoInternal_\regkeys
..\......\...\...\............\bitgen\regkeys
..\......\...\...\............\common\regkeys
..\......\...\...\............\.pldfit\regkeys
..\......\...\...\............\dumpngdio\regkeys
..\......\...\...\............\fuse\regkeys
..\......\...\...\............\hprep6\regkeys
..\......\...\...\............\idem\regkeys
..\......\...\...\............\map\regkeys
..\......\...\...\............\netgen\regkeys
..\......\...\...\............\.gc2edif\regkeys
..\......\...\...\............\...build\regkeys
..\......\...\...\............\..dbuild\regkeys
..\......\...\...\............\par\regkeys
..\......\...\...\............\runner\regkeys
..\......\...\...\............\taengine\regkeys
..\......\...\...\............\.rce\regkeys
..\......\...\...\............\.sim\regkeys
..\......\...\...\............\vhpcomp\regkeys
..\......\...\...\............\.logcomp\regkeys
..\......\...\...\............\xpwr\regkeys
..\......\...\...\............\.report\regkeys
..\......\...\...\............\.st\regkeys
..\......\...\ise.lock
..\......\cst.xbcd
..\top.bgn
..\top.drc
..\top.bit
..\_impact.cmd
..\.xmsgs\ngdbuild.xmsgs
..\......\map.xmsgs
..\......\par.xmsgs
..\......\trce.xmsgs
..\......\bitgen.xmsgs
..\......\xst.xmsgs
..\......\netgen.xmsgs
..\top_usage.xml
..\_impact.log
..\divclk.v
..\top.v
..\trans.v
..\top_summary.xml
..\RS.restore
..\top.bld
..\top_summary.html
..\top_xst.xrpt
..\top_ngdbuild.xrpt
..\top.ngd
..\top_map.mrp
..\top.prj
..\top_map.map
..\xst\work\vlg70\trans.bin
..\...\....\...5D\divclk.bin
..\...\....\...6F\top.b

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．