Description: In this paper, that all-digital phase-locked loop based on a FPGA design using first-order DPLL method, and gives the key components of the RTL code can be integrated and combined with the design of some of the detailed
Platform: |
Size: 287248 |
Author: wangyunshann |
Hits: