Description: With Actel FPGA as the control core, between 1 and 3 triangular carrier phase difference of 1200 sine wave by natural sampling, realize the adjustable dead time using Verilog HDL language of the SPWM digital algorithm an
Platform: |
Size: 148480 |
Author: 所罗门
|
Hits: