Introduced the verilog HDL language to AES algorithm for data encryption and decryption.

aes算法的verilog实现\bench\verilog\test_bench_top.v
....................\doc\aes.pdf
....................\rtl\verilog\aes_cipher_top.v
....................\...\.......\aes_inv_cipher_top.v
....................\...\.......\aes_inv_sbox.v
....................\...\.......\aes_key_expand_128.v
....................\...\.......\aes_rcon.v
....................\...\.......\aes_sbox.v
....................\...\.......\timescale.v
....................\...\.......\transcript
....................\sim\rtl_sim\bin\Makefile
....................\...\.......\run\waves\waves.do
....................\.yn\bin\comp.dc
....................\...\...\design_spec.dc
....................\...\...\lib_spec.dc
....................\...\...\read.dc
....................\vim_session.vim
....................\sim\rtl_sim\run\waves
....................\...\.......\bin
....................\...\.......\run
....................\bench\verilog
....................\rtl\verilog
....................\sim\rtl_sim
....................\.yn\bin
....................\bench
....................\doc
....................\rtl
....................\sim
....................\syn
aes算法的verilog实现

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．