Introduction - If you have any usage issues, please Google them yourself
In FPGA-based lookup table approach (LUT) to achieve the DDS can be used in the digital down-conversion and COSTAS PLL, Verilog prepared, I have transferred Qualco
Packet : 7941927dds.rar filelist
dds_20071031\dds.cr.mti
dds_20071031\dds.mpf
dds_20071031\dds.prd
dds_20071031\dds.prj
dds_20071031\dds.v
dds_20071031\dds_tb.v
dds_20071031\rev_1\dds.areasrr
dds_20071031\rev_1\dds.edn
dds_20071031\rev_1\dds.fse
dds_20071031\rev_1\dds.htm
dds_20071031\rev_1\dds.map
dds_20071031\rev_1\dds.sap
dds_20071031\rev_1\dds.sdf
dds_20071031\rev_1\dds.srd
dds_20071031\rev_1\dds.srm
dds_20071031\rev_1\dds.srr
dds_20071031\rev_1\dds.srs
dds_20071031\rev_1\dds.tap
dds_20071031\rev_1\dds.tlg
dds_20071031\rev_1\dds_sdc.sdc
dds_20071031\rev_1\syntmp\dds.msg
dds_20071031\rev_1\syntmp\dds.plg
dds_20071031\rev_1\syntmp\dds_flink.htm
dds_20071031\rev_1\syntmp\dds_srr.htm
dds_20071031\rev_1\syntmp\dds_toc.htm
dds_20071031\rev_1\syntmp\sap.log
dds_20071031\rom_syn.v
dds_20071031\sin.mif
dds_20071031\transcript
dds_20071031\vsim.wlf
dds_20071031\wave.do
dds_20071031\work\accumulator\_primary.dat
dds_20071031\work\accumulator\_primary.dbs
dds_20071031\work\accumulator\_primary.vhd
dds_20071031\work\dds\verilog.asm
dds_20071031\work\dds\_primary.dat
dds_20071031\work\dds\_primary.dbs
dds_20071031\work\dds\_primary.vhd
dds_20071031\work\dds_tb\verilog.asm
dds_20071031\work\dds_tb\_primary.dat
dds_20071031\work\dds_tb\_primary.dbs
dds_20071031\work\dds_tb\_primary.vhd
dds_20071031\work\rom\verilog.asm
dds_20071031\work\rom\_primary.dat
dds_20071031\work\rom\_primary.dbs
dds_20071031\work\rom\_primary.vhd
dds_20071031\work\rom_altsyncram\verilog.asm
dds_20071031\work\rom_altsyncram\_primary.dat
dds_20071031\work\rom_altsyncram\_primary.dbs
dds_20071031\work\rom_altsyncram\_primary.vhd
dds_20071031\work\_info
dds_20071031\work\_temp\vlog2mf4j3
dds_20071031\work\_temp\vlog46t9xc
dds_20071031\work\_temp\vlog8gxnwa
dds_20071031\work\_temp\vlog923hre
dds_20071031\work\_temp\vlog9gi0kk
dds_20071031\work\_temp\vlogck8mm4
dds_20071031\work\_temp\vlogef8b83
dds_20071031\work\_temp\vlogi70w8w
dds_20071031\work\_temp\vlogi99my6
dds_20071031\work\_temp\vlogm81wtt
dds_20071031\work\_temp\vlogmqckmx
dds_20071031\work\_temp\vlognwzig4
dds_20071031\work\_temp\vlogq86ztf
dds_20071031\work\_temp\vlogqv2476
dds_20071031\work\_temp\vlogrd14mb
dds_20071031\work\_temp\vlogrkf250
dds_20071031\work\_temp\vlogsb42yy
dds_20071031\work\_temp\vlogstxk5h
dds_20071031\work\_temp\vlogtrtbs4
dds_20071031\work\_temp\vlogw6f8fc
dds_20071031\work\_temp\vlogx8wa0r
dds_20071031\work\_temp\vlogy27i5a
dds_20071031\work\_temp\vlogywta8f
dds_20071031\work\_temp\vlogz592db
dds_20071031\rev_1\syntmp
dds_20071031\work\accumulator
dds_20071031\work\dds
dds_20071031\work\dds_tb
dds_20071031\work\rom
dds_20071031\work\rom_altsyncram
dds_20071031\work\_temp
dds_20071031\rev_1
dds_20071031\work
dds_20071031