Introduction - If you have any usage issues, please Google them yourself
The modular design of VHDL language familiar to understand the components and packing cases call statement. Design using VHDL half-adder circuit, and then use component instantiation (COMPONENT) statement invokes two half adder circuit, with the structure described in the realization of a full adder.