Please design a 4 bit shift register, requirements are as follows: 1) asynchronous reset 2) synchronous loading 3) to complete the shift left, right. The displacement mode can support the arithmetic, logical, and cyclic displacement. 4) to complete the simulation, prove the function correctly. 5) can see the comprehensive results. Note: do not need a bit input, parallel output load can also use the parallel output.

test3
.....\BIT_VECTOR.txt
.....\STD_LOGIC_VECTOR.txt
.....\shft.txt
.....\shift.txt
.....\shifttb.txt
.....\tb.txt
.....\位移寄存器.txt
.....\位移寄存器2.txt
.....\位移寄存器3.txt
.....\作业要求.txt
.....\功能.docx
.....\原理图.png

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．