Introduction - If you have any usage issues, please Google them yourself
This logic module takes care of sizing bus transfers between a small microprocessor and its memory.It enables the microprocessor to generate access requests for different widths (read/write BYTE, WORD and D WORD, etc.) using memory which is sized independently of the accesses.