Introduction - If you have any usage issues, please Google them yourself
The frequency meter based on CPLD/FPGA implementation. 50MHZ standard CPLD internal clock signal frequency, square-wave test signal is a square wave signal generator, the display circuit circuit TTL chip and composed of seven segments, self-correction output the CPLD output a known frequency square wave test signals can be input to the test port for system accuracy correction.