Hot Search : Source embeded web remote control p2p game More...
Location : Home Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog

UART(Verilog)

  • Category : VHDL-FPGA-Verilog
  • Tags :
  • Update : 2015-06-26
  • Size : 1.7mb
  • Downloaded :0次
  • Author :ouho*****
  • About : Nobody
  • PS : If download it fails, try it again. Download again for free!
Introduction - If you have any usage issues, please Google them yourself
Verilog UART
Packet file list
(Preview for download)


S7_UART\Doc\sscom.ini
.......\...\sscom32.exe
.......\...\UART控制器设计说明.doc
.......\...\xapp341.pdf
.......\func_sim\rcvr.v
.......\........\transcript
.......\........\txmit.v
.......\........\txmit_tf.do
.......\........\uart.cr.mti
.......\........\uart.mpf
.......\........\uart.v
.......\........\uart_if.v
.......\........\uart_tb.do
.......\........\uart_tb.v
.......\........\uart_tb_fixed.do
.......\........\vish_stacktrace.vstf
.......\........\vsim.wlf
.......\........\wave.do
.......\........\.ork\@u@a@r@t_tb\verilog.asm
.......\........\....\...........\_primary.dat
.......\........\....\...........\_primary.vhd
.......\........\....\rcvr\verilog.asm
.......\........\....\....\_primary.dat
.......\........\....\....\_primary.vhd
.......\........\....\txmit\verilog.asm
.......\........\....\.....\_primary.dat
.......\........\....\.....\_primary.vhd
.......\........\....\uart\verilog.asm
.......\........\....\....\_primary.dat
.......\........\....\....\_primary.vhd
.......\........\....\...._if\verilog.asm
.......\........\....\.......\_primary.dat
.......\........\....\.......\_primary.vhd
.......\........\....\_info
.......\physical\altclklock0.bsf
.......\........\altclklock0.v
.......\........\altclklock0_bb.v
.......\........\async_transmitter.bsf
.......\........\cmp_state.ini
.......\........\db\altsyncram_2dq.tdf
.......\........\..\altsyncram_8tj.tdf
.......\........\..\altsyncram_9un.tdf
.......\........\..\altsyncram_eh31.tdf
.......\........\..\altsyncram_g5q.tdf
.......\........\..\altsyncram_pf61.tdf
.......\........\..\cntr_cs6.tdf
.......\........\..\cntr_gs6.tdf
.......\........\..\cntr_ub7.tdf
.......\........\..\cntr_vt6.tdf
.......\........\..\prev_cmp_uart_if.asm.qmsg
.......\........\..\prev_cmp_uart_if.eda.qmsg
.......\........\..\prev_cmp_uart_if.fit.qmsg
.......\........\..\prev_cmp_uart_if.map.qmsg
.......\........\..\prev_cmp_uart_if.qmsg
.......\........\..\prev_cmp_uart_if.tan.qmsg
.......\........\..\uart_if.asm.qmsg
.......\........\..\uart_if.asm_labs.ddb
.......\........\..\uart_if.cbx.xml
.......\........\..\uart_if.cmp.bpm
.......\........\..\uart_if.cmp.cdb
.......\........\..\uart_if.cmp.ecobp
.......\........\..\uart_if.cmp.hdb
.......\........\..\uart_if.cmp.logdb
.......\........\..\uart_if.cmp.rdb
.......\........\..\uart_if.cmp.tdb
.......\........\..\uart_if.cmp0.ddb
.......\........\..\uart_if.cmp2.ddb
.......\........\..\uart_if.cmp_bb.cdb
.......\........\..\uart_if.cmp_bb.hdb
.......\........\..\uart_if.cmp_bb.logdb
.......\........\..\uart_if.cmp_bb.rcf
.......\........\..\uart_if.dbp
.......\........\..\uart_if.db_info
.......\........\..\uart_if.eco.cdb
.......\........\..\uart_if.eda.qmsg
.......\........\..\uart_if.fit.qmsg
.......\........\..\uart_if.hier_info
.......\........\..\uart_if.hif
.......\........\..\uart_if.map.bpm
.......\........\..\uart_if.map.cdb
.......\........\..\uart_if.map.ecobp
.......\........\..\uart_if.map.hdb
.......\........\..\uart_if.map.logdb
.......\........\..\uart_if.map.qmsg
.......\........\..\uart_if.map_bb.cdb
.......\........\..\uart_if.map_bb.hdb
.......\........\..\uart_if.map_bb.logdb
.......\........\..\uart_if.pre_map.cdb
.......\........\..\uart_if.pre_map.hdb
.......\........\..\uart_if.psp
.......\........\..\uart_if.pss
.......\........\..\uart_if.rtlv.hdb
.......\........\..\uart_if.rtlv_sg.cdb
.......\........\..\uart_if.rtlv_sg_swap.cdb
.......\........\..\uart_if.sgdiff.cdb
.......\........\..\uart_if.sgdiff.hdb
.......\........\..\uart_if.signalprobe.cdb
.......\........\..\uart_if.sld_design_entry.sci
.......\........\..\uart_if.sld_design_entry_dsc.sci
.......\........\..\uart_if.syn_hier_info
Related instructions
  • We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
  • The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
  • Please use Winrar for decompression tools
  • If download fail, Try it againg or Feedback to us.
  • If downloaded content did not match the introduction, Feedback to us,Confirm and will be refund.
  • Before downloading, you can inquire through the uploaded person information

Nothing.

Post Comment
*Quick comment Recommend Not bad Password Unclear description Not source
Lost files Unable to decompress Bad
*Content :
*Captcha :
CodeBus is the largest source code store in internet!
Contact us :
1999-2046 CodeBus All Rights Reserved.