Hot Search : Source embeded web remote control p2p game More...
Location : Home Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog

shuzicunchushiboqi

  • Category : VHDL-FPGA-Verilog
  • Tags :
  • Update : 2015-06-29
  • Size : 738kb
  • Downloaded :0次
  • Author :洪****
  • About : Nobody
  • PS : If download it fails, try it again. Download again for free!
Introduction - If you have any usage issues, please Google them yourself
When the input signal into the digital storage oscilloscope, via A/D converter input signal is converted into a corresponding digital and stored in the memory, the process is under the control of the base circuit is constantly sampling cycle, and then the instrument trigger circuit continuously monitors the input signal, the control circuit to see whether there is a trigger status, once the trigger condition is met, the sampling process is interrupted, the memory of the processor by sampling data processing and display, can be reproduced on-screen signal voltage versus time relationship, that is, the signal voltage waveform.
Packet file list
(Preview for download)


shuzicunchushiboqi.doc
Related instructions
  • We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
  • The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
  • Please use Winrar for decompression tools
  • If download fail, Try it againg or Feedback to us.
  • If downloaded content did not match the introduction, Feedback to us,Confirm and will be refund.
  • Before downloading, you can inquire through the uploaded person information

Nothing.

Post Comment
*Quick comment Recommend Not bad Password Unclear description Not source
Lost files Unable to decompress Bad
*Content :
*Captcha :
CodeBus is the largest source code store in internet!
Contact us :
1999-2046 CodeBus All Rights Reserved.