this code is designed to drive the VGA and the effiency is 1024x768

ex7_vga\verilogvga\db\prev_cmp_vga_dis.asm.qmsg
.......\..........\..\prev_cmp_vga_dis.fit.qmsg
.......\..........\..\prev_cmp_vga_dis.map.qmsg
.......\..........\..\prev_cmp_vga_dis.tan.qmsg
.......\..........\..\vga_dis.asm.qmsg
.......\..........\..\vga_dis.asm_labs.ddb
.......\..........\..\vga_dis.cbx.xml
.......\..........\..\vga_dis.cmp.cdb
.......\..........\..\vga_dis.cmp.hdb
.......\..........\..\vga_dis.cmp.kpt
.......\..........\..\vga_dis.cmp.logdb
.......\..........\..\vga_dis.cmp.rdb
.......\..........\..\vga_dis.cmp.tdb
.......\..........\..\vga_dis.cmp0.ddb
.......\..........\..\vga_dis.db_info
.......\..........\..\vga_dis.eco.cdb
.......\..........\..\vga_dis.fit.qmsg
.......\..........\..\vga_dis.hier_info
.......\..........\..\vga_dis.hif
.......\..........\..\vga_dis.map.cdb
.......\..........\..\vga_dis.map.hdb
.......\..........\..\vga_dis.map.logdb
.......\..........\..\vga_dis.map.qmsg
.......\..........\..\vga_dis.pre_map.cdb
.......\..........\..\vga_dis.pre_map.hdb
.......\..........\..\vga_dis.rtlv.hdb
.......\..........\..\vga_dis.rtlv_sg.cdb
.......\..........\..\vga_dis.rtlv_sg_swap.cdb
.......\..........\..\vga_dis.sgdiff.cdb
.......\..........\..\vga_dis.sgdiff.hdb
.......\..........\..\vga_dis.sld_design_entry.sci
.......\..........\..\vga_dis.sld_design_entry_dsc.sci
.......\..........\..\vga_dis.syn_hier_info
.......\..........\..\vga_dis.tan.qmsg
.......\..........\..\vga_dis.tis_db_list.ddb
.......\..........\..\vga_dis.tmw_info
.......\..........\incremental_db\compiled_partitions\vga_dis.root_partition.map.kpt
.......\..........\..............\README
.......\..........\vga_dis.asm.rpt
.......\..........\vga_dis.cdf
.......\..........\vga_dis.done
.......\..........\vga_dis.dpf
.......\..........\vga_dis.fit.rpt
.......\..........\vga_dis.fit.smsg
.......\..........\vga_dis.fit.summary
.......\..........\vga_dis.flow.rpt
.......\..........\vga_dis.map.rpt
.......\..........\vga_dis.map.summary
.......\..........\vga_dis.pin
.......\..........\vga_dis.pof
.......\..........\vga_dis.qpf
.......\..........\vga_dis.qsf
.......\..........\vga_dis.qws
.......\..........\vga_dis.tan.rpt
.......\..........\vga_dis.tan.summary
.......\..........\vga_dis.v
.......\..........\vga_dis_assignment_defaults.qdf
.......\VGA接口实验.pdf
.......\其它相关资料\Pro009设计说明_VGA显示.pdf
.......\............\VGA显示原理与VGA时序实现.doc
.......\............\VGA显示原理与VGA时序实现.rar
.......\............\使用 FPGA 控制 VGA 显示.doc
.......\............\使用 FPGA 控制 VGA 显示.rar
.......\............\基于DSP Builder的VGA接口设计.doc
.......\............\基于DSP Builder的VGA接口设计.rar
.......\............\基于FPGA的VGA时序彩条信号实现方法及其应用.doc
.......\............\基于FPGA的VGA时序彩条信号实现方法及其应用.rar
.......\............\嵌入式高分辨率VGA图像显示方法研究.doc
.......\............\嵌入式高分辨率VGA图像显示方法研究.rar
.......\verilogvga\incremental_db\compiled_partitions
.......\..........\db
.......\..........\incremental_db
.......\verilogvga
.......\其它相关资料
ex7_vga

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．