Hot Search : Source embeded web remote control p2p game More...
Location : Home Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog

10_CMOS_OV7725_RGB640480

  • Category : VHDL-FPGA-Verilog
  • Tags :
  • Update : 2015-09-02
  • Size : 743kb
  • Downloaded :0次
  • Author :张****
  • About : Nobody
  • PS : If download it fails, try it again. Download again for free!
Introduction - If you have any usage issues, please Google them yourself
CMOS_OV7725_RGB640480 source code
Packet file list
(Preview for download)


10_CMOS_OV7725_RGB640480\core\sdram_pll.bsf
........................\....\sdram_pll.ppf
........................\....\sdram_pll.qip
........................\dev\CMOS_OVxxxx_RGB640480.pti_db_list.ddb
........................\...\CMOS_OVxxxx_RGB640480.qpf
........................\...\CMOS_OVxxxx_RGB640480.qsf
........................\...\CMOS_OVxxxx_RGB640480.qws
........................\...\CMOS_OVxxxx_RGB640480.tcl
........................\...\CMOS_OVxxxx_RGB640480.tis_db_list.ddb
........................\...\output_files\CMOS_OV7725_RGB640480.jic
........................\...\............\CMOS_OV7725_RGB640480.map
........................\...\............\CMOS_OVxxxx_RGB640480.asm.rpt
........................\...\............\CMOS_OVxxxx_RGB640480.cdf
........................\...\............\CMOS_OVxxxx_RGB640480.done
........................\...\............\CMOS_OVxxxx_RGB640480.fit.rpt
........................\...\............\CMOS_OVxxxx_RGB640480.fit.smsg
........................\...\............\CMOS_OVxxxx_RGB640480.fit.summary
........................\...\............\CMOS_OVxxxx_RGB640480.flow.rpt
........................\...\............\CMOS_OVxxxx_RGB640480.jdi
........................\...\............\CMOS_OVxxxx_RGB640480.map.rpt
........................\...\............\CMOS_OVxxxx_RGB640480.map.smsg
........................\...\............\CMOS_OVxxxx_RGB640480.map.summary
........................\...\............\CMOS_OVxxxx_RGB640480.pin
........................\...\............\CMOS_OVxxxx_RGB640480.pof
........................\...\............\CMOS_OVxxxx_RGB640480.pti_db_list.ddb
........................\...\............\CMOS_OVxxxx_RGB640480.sof
........................\...\............\CMOS_OVxxxx_RGB640480.sta.rpt
........................\...\............\CMOS_OVxxxx_RGB640480.sta.summary
........................\...\............\CMOS_OVxxxx_RGB640480.tis_db_list.ddb
........................\...\............\greybox_tmp\cbx_args.txt
........................\...\............\output_file.map
........................\...\............\sys_pll.qip
........................\...\PLLJ_PLLSPE_INFO.txt
........................\...\stp1.stp
........................\...\stp1_auto_stripped.stp
........................\...\stp2.stp
........................\...\stp2_auto_stripped.stp
........................\...\sys_pll.qip
........................\...\VIP_System.sdc
........................\...\VIP_System.sdc.bak
........................\sim\CMOS_Capture_RGB565_TB\CMOS_Capture_RGB565.v
........................\...\......................\CMOS_Capture_RGB565_TB.cr.mti
........................\...\......................\CMOS_Capture_RGB565_TB.mpf
........................\...\......................\CMOS_Capture_RGB565_TB.v
........................\...\......................\transcript
........................\...\......................\Video_Image_Simulate_CMOS.v
........................\...\......................\vsim.wlf
........................\...\......................\wave.do
........................\...\......................\.ork\@c@m@o@s_@capture_@r@g@b565\verilog.prw
........................\...\......................\....\...........................\verilog.psm
........................\...\......................\....\...........................\_primary.dat
........................\...\......................\....\...........................\_primary.dbs
........................\...\......................\....\...........................\_primary.vhd
........................\...\......................\....\..........................._@t@b\verilog.prw
........................\...\......................\....\................................\verilog.psm
........................\...\......................\....\................................\_primary.dat
........................\...\......................\....\................................\_primary.dbs
........................\...\......................\....\................................\_primary.vhd
........................\...\..................
Related instructions
  • We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
  • The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
  • Please use Winrar for decompression tools
  • If download fail, Try it againg or Feedback to us.
  • If downloaded content did not match the introduction, Feedback to us,Confirm and will be refund.
  • Before downloading, you can inquire through the uploaded person information

Nothing.

Post Comment
*Quick comment Recommend Not bad Password Unclear description Not source
Lost files Unable to decompress Bad
*Content :
*Captcha :
CodeBus is the largest source code store in internet!
Contact us :
1999-2046 CodeBus All Rights Reserved.