Verilig language I2C Mater described controller IP core, has been the practical application, suitable for FPGA I2C interface design applications. The IP core at Altera QII 15.1 integrated software environment and includes a processor based on the i2c NiosII Gen2 software driver code.

i2c_master_controller\Docs\i2c_specs.pdf
.....................\....\I2C_tests.c
.....................\HAL\inc\i2c_opencores.h
.....................\...\src\component.mk
.....................\...\...\i2c_opencores.c
.....................\i2c_master_bit_ctrl.v
.....................\i2c_master_byte_ctrl.v
.....................\i2c_master_controller.v
.....................\i2c_master_controller_hw.tcl
.....................\i2c_master_controller_hw.tcl~
.....................\i2c_master_defines.v
.....................\i2c_master_top.v
.....................\i2c_opencores_sw.tcl
.....................\.nc\i2c_opencores_regs.h
.....................\timescale.v
.....................\HAL\inc
.....................\...\src
.....................\Docs
.....................\HAL
.....................\inc
i2c_master_controller

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．