Introduction - If you have any usage issues, please Google them yourself
Calculator design. Using a field programmable logic device FPGA design, VHDL language based on arithmetic function, and decimal display on the digital tube. Computing part adder, subtraction, multiplier and divider composition. QuartusII using Altera s development software for functional simulation and gives the simulation waveforms, and download to the chamber, with the key switch on the analog input experimental box with digital display decimal calculations. External keys can be done by four binary numbers to add, subtract, multiply, and divide four kinds of computing functions, the result is simple and easy to implement.