Based ZYBO pure PL programming, although the added PS of IP but did not program them. The basic function of the lighting control led by switch0 or not fully realized by PL part. Download the code even if only FPGA can also be downloaded.

project_5\project_5.cache
.........\...............\compile_simlib
.........\...............\..............\activehdl
.........\...............\..............\ies
.........\...............\..............\modelsim
.........\...............\..............\questa
.........\...............\..............\riviera
.........\...............\..............\vcs
.........\...............\wt
.........\...............\..\java_command_handlers.wdf
.........\...............\..\project.wpc
.........\...............\..\synthesis.wdf
.........\...............\..\synthesis_details.wdf
.........\...............\..\webtalk_pa.xml
.........\project_5.hw
.........\............\project_5.lpr
.........\project_5.ip_user_files
.........\.......................\ipstatic
.........\project_5.runs
.........\..............\.jobs
.........\..............\.....\vrs_config_1.xml
.........\..............\.....\vrs_config_10.xml
.........\..............\.....\vrs_config_11.xml
.........\..............\.....\vrs_config_12.xml
.........\..............\.....\vrs_config_13.xml
.........\..............\.....\vrs_config_14.xml
.........\..............\.....\vrs_config_15.xml
.........\..............\.....\vrs_config_16.xml
.........\..............\.....\vrs_config_17.xml
.........\..............\.....\vrs_config_18.xml
.........\..............\.....\vrs_config_19.xml
.........\..............\.....\vrs_config_2.xml
.........\..............\.....\vrs_config_20.xml
.........\..............\.....\vrs_config_21.xml
.........\..............\.....\vrs_config_22.xml
.........\..............\.....\vrs_config_23.xml
.........\..............\.....\vrs_config_3.xml
.........\..............\.....\vrs_config_4.xml
.........\..............\.....\vrs_config_5.xml
.........\..............\.....\vrs_config_6.xml
.........\..............\.....\vrs_config_7.xml
.........\..............\.....\vrs_config_8.xml
.........\..............\.....\vrs_config_9.xml
.........\..............\impl_1
.........\..............\......\.init_design.begin.rst
.........\..............\......\.init_design.end.rst
.........\..............\......\.opt_design.begin.rst
.........\..............\......\.opt_design.end.rst
.........\..............\......\.place_design.begin.rst
.........\..............\......\.place_design.end.rst
.........\..............\......\.route_design.begin.rst
.........\..............\......\.route_design.end.rst
.........\..............\......\.vivado.begin.rst
.........\..............\......\.vivado.end.rst
.........\..............\......\.Vivado_Implementation.queue.rst
.........\..............\......\.write_bitstream.begin.rst
.........\..............\......\.write_bitstream.end.rst
.........\..............\......\.Xil
.........\..............\......\design_1_wrapper.bit
.........\..............\......\design_1_wrapper.hwdef
.........\..............\......\design_1_wrapper.sysdef
.........\..............\......\design_1_wrapper.tcl
.........\..............\......\design_1_wrapper.vdi
.........\..............\......\design_1_wrapper_3612.backup.vdi
.........\..............\......\design_1_wrapper_8324.backup.vdi
.........\..............\......\design_1_wrapper_9056.backup.vdi
.........\..............\......\design_1_wrapper_9724.backup.vdi
.........\..............\......\design_1_wrapper_clock_utilization_routed.rpt
.........\..............\......\design_1_wrapper_control_sets_placed.rpt
.........\..............\......\design_1_wrapper_drc_opted.rpt
.........\..............\......\design_1_wrapper_drc_routed.pb
.........\..............\......\design_1_wrapper_drc_routed.rpt
.........\..............\......\design_1_wrapper_io_placed.rpt
.........\..............\......\design_1_wrapper_opt.dcp
.........\..............\......\design_1_wrapper_placed.dcp
.........\..............\......\design_1_wrapper_power_routed.rpt
.........\..............\......\design_1_wrapper_power_summary_routed.pb
.........\..............\......\design_1_wrapper_route_status.pb
.........\..............\......\design_1_wrapper_route_status.rpt
.........\..............\......\design_1_wrapper_routed.dcp

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．