Hot Search : Source embeded web remote control p2p game More...
Location : Home Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog

VHDL-Design-of-31-bit-Pipelined-Adder

  • Category : VHDL-FPGA-Verilog
  • Tags :
  • Update : 2016-05-31
  • Size : 215kb
  • Downloaded :0次
  • Author :hooman h********
  • About : Nobody
  • PS : If download it fails, try it again. Download again for free!
Introduction - If you have any usage issues, please Google them yourself
The design runs at 316.46 MHz and uses 125 LEs.
Packet file list
(Preview for download)


VHDL Design of 31-bit Pipelined Adder\adder.bld
.....................................\adder.cmd_log
.....................................\adder.lso
.....................................\adder.ncd
.....................................\adder.ngc
.....................................\adder.ngd
.....................................\adder.ngr
.....................................\adder.pad
.....................................\adder.par
.....................................\adder.pcf
.....................................\adder.prj
.....................................\adder.ptwx
.....................................\adder.stx
.....................................\adder.syr
.....................................\adder.twr
.....................................\adder.twx
.....................................\adder.unroutes
.....................................\adder.vhd
.....................................\adder.xpi
.....................................\adder.xst
.....................................\adder_envsettings.html
.....................................\adder_guide.ncd
.....................................\adder_map.map
.....................................\adder_map.mrp
.....................................\adder_map.ncd
.....................................\adder_map.ngm
.....................................\adder_map.xrpt
.....................................\adder_ngdbuild.xrpt
.....................................\adder_pad.csv
.....................................\adder_pad.txt
.....................................\adder_par.xrpt
.....................................\adder_stx_beh.prj
.....................................\adder_summary.html
.....................................\adder_summary.xml
.....................................\adder_usage.xml
.....................................\adder_vhdl.prj
.....................................\adder_xpa.log
.....................................\adder_xst.xrpt
.....................................\example2_17.gise
.....................................\example2_17.xise
.....................................\fuse.xmsgs
.....................................\iseconfig\adder.xreport
.....................................\.........\example2_17.projectmgr
.....................................\..im\temp\adder.vdb
.....................................\webtalk_pn.xml
.....................................\xilinxsim.ini
.....................................\.lnx_auto_0_xdb\cst.xbcd
.....................................\.st\work\hdllib.ref
.....................................\...\....\hdpdeps.ref
.....................................\...\....\sub00\vhpl00.vho
.....................................\...\....\.....\vhpl01.vho
.....................................\_ngo\netlist.lst
.....................................\.xmsgs\map.xmsgs
.....................................\......\ngdbuild.xmsgs
.....................................\......\par.xmsgs
.....................................\......\pn_parser.xmsgs
.....................................\......\trce.xmsgs
.....................................\......\xst.xmsgs
.....................................\xst\dump.xst\adder.prj\ngx\notopt
.....................................\...\........\.........\...\opt
.....................................\...\........\.........\ngx
.....................................\...\........\adder.prj
.....................................\...\work\sub00
.....................................\isim\temp
.....................................\xst\dump.xst
.....................................\...\projnav.tmp
.....................................\...\work
.....................................\ipcore_dir
.....................................\iseconfig
.....................................\isim
.....................................\xlnx_auto_0_xdb
.....................................\xst
.....................................\_ngo
.....................................\_xmsgs
VHDL Design of 31-bit Pipelined Adder
Related instructions
  • We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
  • The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
  • Please use Winrar for decompression tools
  • If download fail, Try it againg or Feedback to us.
  • If downloaded content did not match the introduction, Feedback to us,Confirm and will be refund.
  • Before downloading, you can inquire through the uploaded person information

Nothing.

Post Comment
*Quick comment Recommend Not bad Password Unclear description Not source
Lost files Unable to decompress Bad
*Content :
*Captcha :
CodeBus is the largest source code store in internet!
Contact us :
1999-2046 CodeBus All Rights Reserved.