Introduction - If you have any usage issues, please Google them yourself
3.1 Introduction
3.2 Verilog HDL basic structure
3.3 data types and constants, variables, operators and expressions 3.6 assignment statements and conditional statements block statements 3.7 3.8 3.9 loops structure described sequential execution and parallel statements 3.10 3.11 preprocessor statements statements 3.12 execution of different levels of abstraction Verilog HDL model
3.13 design tips