Hot Search : Source embeded web remote control p2p game More...
Location : Home Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog

class11_uart_tx

  • Category : VHDL-FPGA-Verilog
  • Tags :
  • Update : 2016-11-13
  • Size : 3.52mb
  • Downloaded :0次
  • Author :李****
  • About : Nobody
  • PS : If download it fails, try it again. Download again for free!
Introduction - If you have any usage issues, please Google them yourself
Mainly use Verilog code programming serial port to send the program
Packet file list
(Preview for download)


class11_uart_tx
...............\doc
...............\img
...............\modelsim_uart_tx
...............\................\modelsim.ini
...............\................\uart_byte_tx.v
...............\................\uart_byte_tx;
...............\................\.............\@_opt
...............\................\.............\.....\_deps
...............\................\.............\.....\vopt2vajy1
...............\................\.............\.....\vopt71styn
...............\................\.............\.....\voptc772zb
...............\................\.............\.....\vopthdm9z0
...............\................\.............\.....\voptnj3hzm
...............\................\.............\.....\voptvshrza
...............\................\.............\.....\voptxkwbyc
...............\................\.............\_info
...............\................\.............\_temp
...............\................\.............\.....\vlog681zcx
...............\................\.............\_vmake
...............\................\.............\uart_byte_tx
...............\................\.............\............\_primary.dat
...............\................\.............\............\_primary.dbs
...............\................\.............\............\_primary.vhd
...............\................\.............\............\verilog.asm
...............\................\.............\............\verilog.rw
...............\................\.............\uart_byte_tx_tb
...............\................\.............\...............\_primary.dat
...............\................\.............\...............\_primary.dbs
...............\................\.............\...............\_primary.vhd
...............\................\.............\...............\verilog.asm
...............\................\.............\...............\verilog.rw
...............\................\uart_byte_tx_tb.v
...............\................\uart_byte_tx_tb.v.bak
...............\................\uart_byte_tx_tb;.cr.mti
...............\................\uart_byte_tx_tb;.mpf
...............\................\uart_tx
...............\................\.......\_info
...............\................\.......\_temp
...............\................\.......\.....\vlogsh6q7a
...............\................\.......\_vmake
...............\................\.......\uart_byte_tx
...............\................\.......\............\_primary.dat
...............\................\.......\............\_primary.dbs
...............\................\.......\............\_primary.vhd
...............\................\uart_tx.cr.mti
...............\................\uart_tx.mpf
...............\................\vsim.wlf
...............\................\wave.do
...............\prj
...............\...\db
...............\...\..\logic_util_heursitic.dat
...............\...\..\prev_cmp_uart_byte_tx.qmsg
...............\...\..\uart_byte_tx.acvq.rdb
...............\...\..\uart_byte_tx.amm.cdb
...............\...\..\uart_byte_tx.asm.qmsg
...............\...\..\uart_byte_tx.asm.rdb
...............\...\..\uart_byte_tx.autoh_e4eb1.map.reg_db.cdb
...............\...\..\uart_byte_tx.cbx.xml
...............\...\..\uart_byte_tx.cmp.kpt
...............\...\..\uart_byte_tx.cmp.rdb
...............\...\..\uart_byte_tx.cmp_merge.kpt
...............\...\..\uart_byte_tx.cycloneive_io_sim_cache.45um_ff_1200mv_0c_fast.hsd
...............\...\..\uart_byte_tx.cycloneive_io_sim_cache.45um_ss_1200mv_0c_slow.hsd
...............\...\..\uart_byte_tx.cycloneive_io_sim_cache.45um_ss_1200mv_85c_slow.hsd
...............\...\..\uart_byte_tx.db_info
...............\...\..\uart_byte_tx.eco.cdb
...............\...\..\uart_byte_tx.fit.qmsg
...............\...\..\uart_byte_tx.hier_info
...............\...\..\uart_byte_tx.hif
...............\...\..\uart_byte_tx.idb.cdb
...............\...\..\uart_byte_tx.lpc.html
...............\...\..\uart_byte_tx.lpc.rdb
...............\...\..\uart_byte_tx.lpc.txt
...............\...\..\uart_byte_tx.map.bpm
...............\...\..\uart_byte_tx.map.cdb
...............\.
Related instructions
  • We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
  • The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
  • Please use Winrar for decompression tools
  • If download fail, Try it againg or Feedback to us.
  • If downloaded content did not match the introduction, Feedback to us,Confirm and will be refund.
  • Before downloading, you can inquire through the uploaded person information

Nothing.

Post Comment
*Quick comment Recommend Not bad Password Unclear description Not source
Lost files Unable to decompress Bad
*Content :
*Captcha :
CodeBus is the largest source code store in internet!
Contact us :
1999-2046 CodeBus All Rights Reserved.