Using the Hardware Description Language Verilog according to the I2C bus protocol to write the code, is a complete project, the chip design can refer to

I2C_highway
...........\111.fsdb
...........\eeprom.dat
...........\eeprom.v
...........\eeprom_wr.v
...........\i2c_wr.v
...........\inca_libs
...........\.........\.ncv.lock
...........\.........\cds.lib
...........\.........\hdl.var
...........\.........\snap.nc
...........\.........\.......\.elab.args
...........\.........\.......\.hard.args
...........\.........\.......\.ncv.lock
...........\.........\.......\bind.lst.win32
...........\.........\.......\cds.lib
...........\.........\.......\hdl.var
...........\.........\.......\ncverilog.args
...........\.........\worklib
...........\.........\.......\.cdsvmod
...........\.........\.......\.inca.db.154.win32
...........\.........\.......\cdsinfo.tag
...........\.........\.......\inca.win32.154.pak
...........\ncverilog.key
...........\ncverilog.log
...........\runallcode.bat
...........\runfilelist.f
...........\signal.v
...........\tp.v
...........\transcript

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．