Hot Search : Source embeded web remote control p2p game More...
Location : Home Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
  • Category : VHDL-FPGA-Verilog
  • Tags :
  • Update : 2017-04-15
  • Size : 1.88mb
  • Downloaded :0次
  • Author :萧***
  • About : Nobody
  • PS : If download it fails, try it again. Download again for free!
Download1 Download2
Don't use download software fo downloading.
If download fail,Try it again for free.
Introduction - If you have any usage issues, please Google them yourself
The fpga- phase-locked loop using phase-locked loop experiment, development environment for the Quartus II
Packet file list
(Preview for download)


10_PLL
......\FPGA
......\....\db
......\....\greybox_tmp
......\....\...........\cbx_args.txt
......\....\iCore3.tcl
......\....\incremental_db
......\....\..............\compiled_partitions
......\....\..............\...................\PLL.autoh_e40e1.map.cdb
......\....\..............\...................\PLL.autoh_e40e1.map.dpi
......\....\..............\...................\PLL.autoh_e40e1.map.hdb
......\....\..............\...................\PLL.autoh_e40e1.map.kpt
......\....\..............\...................\PLL.autoh_e40e1.map.logdb
......\....\..............\...................\PLL.autos_3e921.map.cdb
......\....\..............\...................\PLL.autos_3e921.map.dpi
......\....\..............\...................\PLL.autos_3e921.map.hdb
......\....\..............\...................\PLL.autos_3e921.map.kpt
......\....\..............\...................\PLL.autos_3e921.map.logdb
......\....\..............\...................\PLL.db_info
......\....\..............\...................\PLL.root_partition.cmp.ammdb
......\....\..............\...................\PLL.root_partition.cmp.cdb
......\....\..............\...................\PLL.root_partition.cmp.dfp
......\....\..............\...................\PLL.root_partition.cmp.hdb
......\....\..............\...................\PLL.root_partition.cmp.logdb
......\....\..............\...................\PLL.root_partition.cmp.rcfdb
......\....\..............\...................\PLL.root_partition.map.cdb
......\....\..............\...................\PLL.root_partition.map.dpi
......\....\..............\...................\PLL.root_partition.map.hbdb.cdb
......\....\..............\...................\PLL.root_partition.map.hbdb.hb_info
......\....\..............\...................\PLL.root_partition.map.hbdb.hdb
......\....\..............\...................\PLL.root_partition.map.hbdb.sig
......\....\..............\...................\PLL.root_partition.map.hdb
......\....\..............\...................\PLL.root_partition.map.kpt
......\....\..............\README
......\....\my_pll.qip
......\....\output_files
......\....\............\greybox_tmp
......\....\............\...........\cbx_args.txt
......\....\............\my_pll.qip
......\....\............\PLL.asm.rpt
......\....\............\PLL.done
......\....\............\PLL.eda.rpt
......\....\............\PLL.fit.rpt
......\....\............\PLL.fit.smsg
......\....\............\PLL.fit.summary
......\....\............\PLL.flow.rpt
......\....\............\PLL.jdi
......\....\............\PLL.map.rpt
......\....\............\PLL.map.smsg
......\....\............\PLL.map.summary
......\....\............\PLL.pin
......\....\............\PLL.sof
......\....\............\PLL.sta.rpt
......\....\............\PLL.sta.summary
......\....\............\stp1.stp
......\....\PLL.qpf
......\....\PLL.qsf
......\....\PLL.qws
......\....\PLLJ_PLLSPE_INFO.txt
......\....\simulation
......\....\..........\modelsim
......\....\..........\........\PLL.sft
......\....\..........\........\PLL.vo
......\....\..........\........\PLL_8_1200mv_0c_slow.vo
......\....\..........\........\PLL_8_1200mv_0c_v_slow.sdo
......\....\..........\........\PLL_8_1200mv_85c_slow.vo
......\....\..........\........\PLL_8_1200mv_85c_v_slow.sdo
......\....\..........\........\PLL_min_1200mv_0c_fast.vo
......\....\..........\........\PLL_min_1200mv_0c_v_fast.sdo
......\....\..........\........\PLL_modelsim.xrf
......\....\..........\........\PLL_v.sdo
......\....\src
......\....\...\greybox_tmp
......\....\...\...........\cbx_args.txt
......\....\...\my_pll.ppf
......\....\...\my_pll.qip
......\....\...\my_pll.v
......\....\...\my_pll_bb.v
......\....\...\PLL.v
iCore3_FPGA_实验指导书十
........................\iCore3_FPGA_实验指导书十.pdf
Related instructions
  • We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
  • The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
  • Please use Winrar for decompression tools
  • If download fail, Try it againg or Feedback to us.
  • If downloaded content did not match the introduction, Feedback to us,Confirm and will be refund.
  • Before downloading, you can inquire through the uploaded person information

Nothing.

Post Comment
*Quick comment Recommend Not bad Password Unclear description Not source
Lost files Unable to decompress Bad
*Content :
*Captcha :
CodeBus is one of the largest source code repositories on the Internet!
Contact us :
1999-2046 CodeBus All Rights Reserved.