Hot Search : Source embeded web remote control p2p game More...
Location : Home Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
  • Category : VHDL-FPGA-Verilog
  • Tags :
  • Update : 2017-05-17
  • Size : 1.09mb
  • Downloaded :0次
  • Author :王***
  • About : Nobody
  • PS : If download it fails, try it again. Download again for free!
Introduction - If you have any usage issues, please Google them yourself
(2) the use of serial port to achieve the receiving function, and the received characters through the serial port to send to the serial port on the computer (1) the use of serial port to achieve the sending function, that is, the use of computer serial debugging small assistant timer display HELLO WORLD words Debugging small assistant display, for example: the use of serial communication assistant to send the function to the serial port to send Good Good Study, day day up , and then use the FPGA to achieve forwarding, the characters sent back the serial port debugging small assistant display.
Packet file list
(Preview for download)


clk_div
.......\clk_div.bsf
.......\clk_div.qpf
.......\clk_div.qsf
.......\clk_div.qws
.......\clk_div.vhd
.......\clk_div.vwf
.......\clk_div.vwf.temp
.......\clk_div_nativelink_simulation.rpt
.......\db
.......\..\clk_div.asm.qmsg
.......\..\clk_div.asm.rdb
.......\..\clk_div.asm_labs.ddb
.......\..\clk_div.cbx.xml
.......\..\clk_div.cmp.bpm
.......\..\clk_div.cmp.cdb
.......\..\clk_div.cmp.hdb
.......\..\clk_div.cmp.idb
.......\..\clk_div.cmp.kpt
.......\..\clk_div.cmp.logdb
.......\..\clk_div.cmp.rdb
.......\..\clk_div.cmp0.ddb
.......\..\clk_div.cmp1.ddb
.......\..\clk_div.cmp2.ddb
.......\..\clk_div.cmp_merge.kpt
.......\..\clk_div.db_info
.......\..\clk_div.eda.qmsg
.......\..\clk_div.eds_overflow
.......\..\clk_div.epe.qmsg
.......\..\clk_div.fit.qmsg
.......\..\clk_div.fnsim.hdb
.......\..\clk_div.fnsim.qmsg
.......\..\clk_div.hier_info
.......\..\clk_div.hif
.......\..\clk_div.ipinfo
.......\..\clk_div.lpc.html
.......\..\clk_div.lpc.rdb
.......\..\clk_div.lpc.txt
.......\..\clk_div.map.ammdb
.......\..\clk_div.map.bpm
.......\..\clk_div.map.cdb
.......\..\clk_div.map.hdb
.......\..\clk_div.map.kpt
.......\..\clk_div.map.logdb
.......\..\clk_div.map.qmsg
.......\..\clk_div.map.rdb
.......\..\clk_div.map_bb.cdb
.......\..\clk_div.map_bb.hdb
.......\..\clk_div.map_bb.logdb
.......\..\clk_div.pplq.rdb
.......\..\clk_div.pre_map.hdb
.......\..\clk_div.pti_db_list.ddb
.......\..\clk_div.root_partition.map.reg_db.cdb
.......\..\clk_div.routing.rdb
.......\..\clk_div.rtlv.hdb
.......\..\clk_div.rtlv_sg.cdb
.......\..\clk_div.rtlv_sg_swap.cdb
.......\..\clk_div.sgdiff.cdb
.......\..\clk_div.sgdiff.hdb
.......\..\clk_div.sim.hdb
.......\..\clk_div.sim.qmsg
.......\..\clk_div.sim.rdb
.......\..\clk_div.sim.vwf
.......\..\clk_div.simfam
.......\..\clk_div.sld_design_entry.sci
.......\..\clk_div.sld_design_entry_dsc.sci
.......\..\clk_div.smart_action.txt
.......\..\clk_div.sta.qmsg
.......\..\clk_div.sta.rdb
.......\..\clk_div.sta_cmp.8_slow.tdb
.......\..\clk_div.syn_hier_info
.......\..\clk_div.tis_db_list.ddb
.......\..\clk_div.vpr.ammdb
.......\..\logic_util_heursitic.dat
.......\..\prev_cmp_clk_div.qmsg
.......\incremental_db
.......\..............\compiled_partitions
.......\..............\...................\clk_div.db_info
.......\..............\...................\clk_div.root_partition.cmp.ammdb
.......\..............\...................\clk_div.root_partition.cmp.cdb
.......\..............\...................\clk_div.root_partition.cmp.dfp
.......\..............\...................\clk_div.root_partition.cmp.hdb
.......\..............\...................\clk_div.root_partition.cmp.kpt
.......\..............\...................\clk_div.root_partition.cmp.logdb
.......\..............\...................\clk_div.root_partition.cmp.rcfdb
.......\..............\...................\clk_div.root_partition.map.cdb
.......\..............\...................\clk_div.root_partition.map.dpi
.......\..............\...................\clk_div.root_partition.map.hbdb.cdb
.......\..............\...................\clk_div.root_partition.map.hbdb.hb_info
.......\..............\...................\clk_div.root_partition.map.hbdb.hdb
.......\..............\...................\clk_div.root_partition.map.hbdb.sig
.......\..............\...................\clk_div.root_partition.map.hdb
.......\..............\...................\clk_div.root_partition.map.kpt
.......\..............\README
.......\output_files
.......\............\clk_div.asm.rpt
.......\............\clk_div.cdf
.......\............\clk_div.done
.......\............\clk_div.eda.rpt
.......\............\clk_div.fit.rpt
Related instructions
  • We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
  • The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
  • Please use Winrar for decompression tools
  • If download fail, Try it againg or Feedback to us.
  • If downloaded content did not match the introduction, Feedback to us,Confirm and will be refund.
  • Before downloading, you can inquire through the uploaded person information

Nothing.

Post Comment
*Quick comment Recommend Not bad Password Unclear description Not source
Lost files Unable to decompress Bad
*Content :
*Captcha :
CodeBus is the largest source code store in internet!
Contact us :
1999-2046 CodeBus All Rights Reserved.