Hot Search : Source embeded web remote control p2p game More...
Location : Home Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog

卷积交织器解交织器设计

  • Category : VHDL-FPGA-Verilog
  • Tags :
  • Update : 2017-07-06
  • Size : 736kb
  • Downloaded :0次
  • Author :一*****
  • About : Nobody
  • PS : If download it fails, try it again. Download again for free!
Download1 Download2
Don't use download software fo downloading.
If download fail,Try it again for free.
Introduction - If you have any usage issues, please Google them yourself
Interleaving techniques are usually divided into packet interleaving and convolution interleaving. Packet interleaving process is the first data written by row, and then read out by column; deinterleaving process is the first data written by the column, then read by line. It is characterized by a simple structure, but the data delay time is long, and the required memory is relatively large.
Packet file list
(Preview for download)
1.鍗风Н浜ょ粐鍣ㄨВ浜ょ粐鍣ㄤ唬鐮?testbench
1.鍗风Н浜ょ粐鍣ㄨВ浜ょ粐鍣ㄤ唬鐮?testbench\decode_addr
1.鍗风Н浜ょ粐鍣ㄨВ浜ょ粐鍣ㄤ唬鐮?testbench\decode_addr\decode_addr.png
1.鍗风Н浜ょ粐鍣ㄨВ浜ょ粐鍣ㄤ唬鐮?testbench\decode_addr\decode_addr.v
1.鍗风Н浜ょ粐鍣ㄨВ浜ょ粐鍣ㄤ唬鐮?testbench\decode_addr\test.v
1.鍗风Н浜ょ粐鍣ㄨВ浜ょ粐鍣ㄤ唬鐮?testbench\encode_addr
1.鍗风Н浜ょ粐鍣ㄨВ浜ょ粐鍣ㄤ唬鐮?testbench\encode_addr\encode_addr.png
1.鍗风Н浜ょ粐鍣ㄨВ浜ょ粐鍣ㄤ唬鐮?testbench\encode_addr\encode_addr.v
1.鍗风Н浜ょ粐鍣ㄨВ浜ょ粐鍣ㄤ唬鐮?testbench\encode_addr\test.v
1.鍗风Н浜ょ粐鍣ㄨВ浜ょ粐鍣ㄤ唬鐮?testbench\interleaver
1.鍗风Н浜ょ粐鍣ㄨВ浜ょ粐鍣ㄤ唬鐮?testbench\interleaver\interleaver.v
1.鍗风Н浜ょ粐鍣ㄨВ浜ょ粐鍣ㄤ唬鐮?testbench\interleaver\interleaver_1.png
1.鍗风Н浜ょ粐鍣ㄨВ浜ょ粐鍣ㄤ唬鐮?testbench\interleaver\interleaver_2.png
1.鍗风Н浜ょ粐鍣ㄨВ浜ょ粐鍣ㄤ唬鐮?testbench\interleaver\interleaver_3.png
1.鍗风Н浜ょ粐鍣ㄨВ浜ょ粐鍣ㄤ唬鐮?testbench\interleaver\interleaver_tb.v
1.鍗风Н浜ょ粐鍣ㄨВ浜ょ粐鍣ㄤ唬鐮?testbench\interleaver_testbench
1.鍗风Н浜ょ粐鍣ㄨВ浜ょ粐鍣ㄤ唬鐮?testbench\interleaver_testbench\decode_addr
1.鍗风Н浜ょ粐鍣ㄨВ浜ょ粐鍣ㄤ唬鐮?testbench\interleaver_testbench\decode_addr\verilog.asm
1.鍗风Н浜ょ粐鍣ㄨВ浜ょ粐鍣ㄤ唬鐮?testbench\interleaver_testbench\decode_addr\verilog.rw
1.鍗风Н浜ょ粐鍣ㄨВ浜ょ粐鍣ㄤ唬鐮?testbench\interleaver_testbench\decode_addr\_primary.dat
1.鍗风Н浜ょ粐鍣ㄨВ浜ょ粐鍣ㄤ唬鐮?testbench\interleaver_testbench\decode_addr\_primary.dbs
1.鍗风Н浜ょ粐鍣ㄨВ浜ょ粐鍣ㄤ唬鐮?testbench\interleaver_testbench\decode_addr\_primary.vhd
1.鍗风Н浜ょ粐鍣ㄨВ浜ょ粐鍣ㄤ唬鐮?testbench\interleaver_testbench\encode_addr
1.鍗风Н浜ょ粐鍣ㄨВ浜ょ粐鍣ㄤ唬鐮?testbench\interleaver_testbench\encode_addr\verilog.asm
1.鍗风Н浜ょ粐鍣ㄨВ浜ょ粐鍣ㄤ唬鐮?testbench\interleaver_testbench\encode_addr\verilog.rw
1.鍗风Н浜ょ粐鍣ㄨВ浜ょ粐鍣ㄤ唬鐮?testbench\interleaver_testbench\encode_addr\_primary.dat
1.鍗风Н浜ょ粐鍣ㄨВ浜ょ粐鍣ㄤ唬鐮?testbench\interleaver_testbench\encode_addr\_primary.dbs
1.鍗风Н浜ょ粐鍣ㄨВ浜ょ粐鍣ㄤ唬鐮?testbench\interleaver_testbench\encode_addr\_primary.vhd
1.鍗风Н浜ょ粐鍣ㄨВ浜ょ粐鍣ㄤ唬鐮?testbench\interleaver_testbench\interleaver
1.鍗风Н浜ょ粐鍣ㄨВ浜ょ粐鍣ㄤ唬鐮?testbench\interleaver_testbench\interleaver\verilog.asm
1.鍗风Н浜ょ粐鍣ㄨВ浜ょ粐鍣ㄤ唬鐮?testbench\interleaver_testbench\interleaver\verilog.rw
1.鍗风Н浜ょ粐鍣ㄨВ浜ょ粐鍣ㄤ唬鐮?testbench\interleaver_testbench\interleaver\_primary.dat
1.鍗风Н浜ょ粐鍣ㄨВ浜ょ粐鍣ㄤ唬鐮?testbench\interleaver_testbench\interleaver\_primary.dbs
1.鍗风Н浜ょ粐鍣ㄨВ浜ょ粐鍣ㄤ唬鐮?testbench\interleaver_testbench\interleaver\_primary.vhd
1.鍗风Н浜ょ粐鍣ㄨВ浜ょ粐鍣ㄤ唬鐮?testbench\interleaver_testbench\interleaver_tb
1.鍗风Н浜ょ粐鍣ㄨВ浜ょ粐鍣ㄤ唬鐮?testbench\interleaver_testbench\interleaver_tb\verilog.asm
1.鍗风Н浜ょ粐鍣ㄨВ浜ょ粐鍣ㄤ唬鐮?testbench\interleaver_testbench\interleaver_tb\verilog.rw
1.鍗风Н浜ょ粐鍣ㄨВ浜ょ粐鍣ㄤ唬鐮?testbench\interleaver_testbench\interleaver_tb\_primary.dat
1.鍗风Н浜ょ粐鍣ㄨВ浜ょ粐鍣ㄤ唬鐮?testbench\interleaver_testbench\interleaver_tb\_primary.dbs
1.鍗风Н浜ょ粐鍣ㄨВ浜ょ粐鍣ㄤ唬鐮?testbench\interleaver_testbench\interleaver_tb\_primary.vhd
1.鍗风Н浜ょ粐鍣ㄨВ浜ょ粐鍣ㄤ唬鐮?testbench\interleaver_testbench\ram_2048
1.鍗风Н浜ょ粐鍣ㄨВ浜ょ粐鍣ㄤ唬鐮?testbench\interleaver_testbench\ram_2048\verilog.asm
1.鍗风Н浜ょ粐鍣ㄨВ浜ょ粐鍣ㄤ唬鐮?testbench\interleaver_testbench\ram_2048\verilog.rw
1.鍗风Н浜ょ粐鍣ㄨВ浜ょ粐鍣ㄤ唬鐮?testbench\interleaver_testbench\ram_2048\_primary.dat
1.鍗风Н浜ょ粐鍣ㄨВ浜ょ粐鍣ㄤ唬鐮?testbench\interleaver_testbench\ram_2048\_primary.dbs
1.鍗风Н浜ょ粐鍣ㄨВ浜ょ粐鍣ㄤ唬鐮?testbench\interleaver_testbench\ram_2048\_primary.vhd
1.鍗风Н浜ょ粐鍣ㄨВ浜ょ粐鍣ㄤ唬鐮?testbench\interleaver_testbench\seq_gen
1.鍗风Н浜ょ粐鍣ㄨВ浜ょ粐鍣ㄤ唬鐮?testbench\interleaver_testbench\seq_gen\verilog.asm
1.鍗风Н浜ょ粐鍣ㄨВ浜ょ粐鍣ㄤ唬鐮?testbench\interleaver_testbench\seq_gen\verilog.rw
1.鍗风Н浜ょ粐鍣ㄨВ浜ょ粐鍣ㄤ唬鐮?testbench\interleaver_testbench\seq_gen\_primary.dat
1.鍗风Н浜ょ粐鍣ㄨВ浜ょ粐鍣ㄤ唬鐮?testbench\interleaver_testbench\seq_gen\_primary.dbs
1.鍗风Н浜ょ粐鍣ㄨВ浜ょ粐鍣ㄤ唬鐮?testbench\interleaver_testbench\seq_gen\_primary.vhd
1.鍗风Н浜ょ粐鍣ㄨВ浜ょ粐鍣ㄤ唬鐮?testbench\interleaver_testbench\_info
1.鍗风Н浜ょ粐鍣ㄨВ浜ょ粐鍣ㄤ唬鐮?testbench\interleaver_testbench\_temp
1.鍗风Н浜ょ粐鍣ㄨВ浜ょ粐鍣ㄤ唬鐮?testbench\interleaver_testbench\_vmake
1.鍗风Н浜ょ粐鍣ㄨВ浜ょ粐鍣ㄤ唬鐮?testbench\ram_2048
1.鍗风Н浜ょ粐鍣ㄨВ浜ょ粐鍣ㄤ唬鐮?testbench\ram_2048\ram_2048.png
1.鍗风Н浜ょ粐鍣ㄨВ浜ょ粐鍣ㄤ唬鐮?testbench\ram_2048\ram_2048.v
1.鍗风Н浜ょ粐鍣ㄨВ浜ょ粐鍣ㄤ唬鐮?testbench\readme.txt
1.鍗风Н浜ょ粐鍣ㄨВ浜ょ粐鍣ㄤ唬鐮?testbench\seq_gen
1.鍗风Н浜ょ粐鍣ㄨВ浜ょ粐鍣ㄤ唬鐮?testbench\seq_gen\seq_1.png
1.鍗风Н浜ょ粐鍣ㄨВ浜ょ粐鍣ㄤ唬鐮?testbench\seq_gen\seq_2.png
1.鍗风Н浜ょ粐鍣ㄨВ浜ょ粐鍣ㄤ唬鐮?testbench\seq_gen\seq_gen.v
1.鍗风Н浜ょ粐鍣ㄨВ浜ょ粐鍣ㄤ唬鐮?testbench\seq_gen\test.v
鏁翠綋瀹炵幇鐢佃矾缁撴瀯鍥?jpg
Related instructions
  • We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
  • The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
  • Please use Winrar for decompression tools
  • If download fail, Try it againg or Feedback to us.
  • If downloaded content did not match the introduction, Feedback to us,Confirm and will be refund.
  • Before downloading, you can inquire through the uploaded person information

Nothing.

Post Comment
*Quick comment Recommend Not bad Password Unclear description Not source
Lost files Unable to decompress Bad
*Content :
*Captcha :
CodeBus is one of the largest source code repositories on the Internet!
Contact us :
1999-2046 CodeBus All Rights Reserved.