CodeBus
www.codebus.net
Search
Sign in
Sign up
Hot Search :
Source
embeded
web
remote control
p2p
game
More...
Location :
Home
Downloads
SourceCode
Embeded-SCM Develop
VHDL-FPGA-Verilog
Main Category
SourceCode
Web Code
Develop Tools
Document
Other resource
usb_veriloghdl
Favorite
Report
Category :
VHDL-FPGA-Verilog
Tags :
Update : 2017-07-07
Size : 1.21mb
Downloaded :0次
Author :
小雷ton*****
About : Nobody
PS : If download it fails, try it again. Download again for free!
Download1
Download2
Introduction - If you have any usage issues, please Google them yourself
Reedit
USB is FPGA design, Verilog language implementation
Packet file list
(Preview for download)
usb_veriloghdl
usb_veriloghdl\PLLJ_PLLSPE_INFO.txt
usb_veriloghdl\USB_PARAM.h
usb_veriloghdl\data_gen.v
usb_veriloghdl\data_gen.v.bak
usb_veriloghdl\db
usb_veriloghdl\db\.cmp.kpt
usb_veriloghdl\db\a_dpfifo_9n21.tdf
usb_veriloghdl\db\a_fefifo_u7e.tdf
usb_veriloghdl\db\altsyncram_o0k1.tdf
usb_veriloghdl\db\altsyncram_ui91.tdf
usb_veriloghdl\db\cntr_2ob.tdf
usb_veriloghdl\db\cntr_eo7.tdf
usb_veriloghdl\db\dpram_3711.tdf
usb_veriloghdl\db\logic_util_heursitic.dat
usb_veriloghdl\db\pll_altpll.v
usb_veriloghdl\db\prev_cmp_usb.qmsg
usb_veriloghdl\db\scfifo_2h21.tdf
usb_veriloghdl\db\usb.cbx.xml
usb_veriloghdl\db\usb.cmp.rdb
usb_veriloghdl\db\usb.cmp_merge.kpt
usb_veriloghdl\db\usb.db_info
usb_veriloghdl\db\usb.hier_info
usb_veriloghdl\db\usb.hif
usb_veriloghdl\db\usb.ipinfo
usb_veriloghdl\db\usb.lpc.html
usb_veriloghdl\db\usb.lpc.rdb
usb_veriloghdl\db\usb.lpc.txt
usb_veriloghdl\db\usb.map.ammdb
usb_veriloghdl\db\usb.map.bpm
usb_veriloghdl\db\usb.map.cdb
usb_veriloghdl\db\usb.map.hdb
usb_veriloghdl\db\usb.map.kpt
usb_veriloghdl\db\usb.map.logdb
usb_veriloghdl\db\usb.map.qmsg
usb_veriloghdl\db\usb.map.rdb
usb_veriloghdl\db\usb.map_bb.cdb
usb_veriloghdl\db\usb.map_bb.hdb
usb_veriloghdl\db\usb.map_bb.logdb
usb_veriloghdl\db\usb.npp.qmsg
usb_veriloghdl\db\usb.pplq.rdb
usb_veriloghdl\db\usb.pre_map.hdb
usb_veriloghdl\db\usb.pti_db_list.ddb
usb_veriloghdl\db\usb.root_partition.map.reg_db.cdb
usb_veriloghdl\db\usb.rtlv.hdb
usb_veriloghdl\db\usb.rtlv_sg.cdb
usb_veriloghdl\db\usb.rtlv_sg_swap.cdb
usb_veriloghdl\db\usb.sgate.nvd
usb_veriloghdl\db\usb.sgate_sm.nvd
usb_veriloghdl\db\usb.sgdiff.cdb
usb_veriloghdl\db\usb.sgdiff.hdb
usb_veriloghdl\db\usb.sld_design_entry.sci
usb_veriloghdl\db\usb.sld_design_entry_dsc.sci
usb_veriloghdl\db\usb.smart_action.txt
usb_veriloghdl\db\usb.tis_db_list.ddb
usb_veriloghdl\db\usb.tmw_info
usb_veriloghdl\fifo_128.qip
usb_veriloghdl\fifo_128.v
usb_veriloghdl\fifo_128_bb.v
usb_veriloghdl\fifo_128_inst.v
usb_veriloghdl\greybox_tmp
usb_veriloghdl\greybox_tmp\cbx_args.txt
usb_veriloghdl\huanghaian.mif
usb_veriloghdl\incremental_db
usb_veriloghdl\incremental_db\README
usb_veriloghdl\incremental_db\compiled_partitions
usb_veriloghdl\incremental_db\compiled_partitions\usb.db_info
usb_veriloghdl\incremental_db\compiled_partitions\usb.root_partition.cmp.dfp
usb_veriloghdl\incremental_db\compiled_partitions\usb.root_partition.cmp.logdb
usb_veriloghdl\incremental_db\compiled_partitions\usb.root_partition.map.cdb
usb_veriloghdl\incremental_db\compiled_partitions\usb.root_partition.map.dpi
usb_veriloghdl\incremental_db\compiled_partitions\usb.root_partition.map.hbdb.cdb
usb_veriloghdl\incremental_db\compiled_partitions\usb.root_partition.map.hbdb.hb_info
usb_veriloghdl\incremental_db\compiled_partitions\usb.root_partition.map.hbdb.hdb
usb_veriloghdl\incremental_db\compiled_partitions\usb.root_partition.map.hbdb.sig
usb_veriloghdl\incremental_db\compiled_partitions\usb.root_partition.map.hdb
usb_veriloghdl\incremental_db\compiled_partitions\usb.root_partition.map.kpt
usb_veriloghdl\output_files
usb_veriloghdl\output_files\data.v
usb_veriloghdl\output_files\data.v.bak
usb_veriloghdl\output_files\usb.asm.rpt
usb_veriloghdl\output_files\usb.cdf
usb_veriloghdl\output_files\usb.done
usb_veriloghdl\output_files\usb.eda.rpt
usb_veriloghdl\output_files\usb.fit.rpt
usb_veriloghdl\output_files\usb.fit.smsg
usb_veriloghdl\output_files\usb.fit.summary
usb_veriloghdl\output_files\usb.flow.rpt
usb_veriloghdl\output_files\usb.jdi
usb_veriloghdl\output_files\usb.map.rpt
usb_veriloghdl\output_files\usb.map.smsg
usb_veriloghdl\output_files\usb.map.summary
usb_veriloghdl\output_files\usb.pin
usb_veriloghdl\output_files\usb.sof
usb_veriloghdl\output_files\usb.sta.rpt
usb_veriloghdl\output_files\usb.sta.summary
usb_veriloghdl\pin.tcl
usb_veriloghdl\pll.ppf
usb_veriloghdl\pll.qip
usb_veriloghdl\pll.v
Related instructions
We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please
Google on your own.
The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please
contact us
.
Please use
Winrar
for decompression tools
If download fail, Try it againg or
Feedback to us
.
If downloaded content did not match the introduction,
Feedback
to us,Confirm and will be refund.
Before downloading, you can inquire through the uploaded person information
Comment
All comment
Nothing.
Post Comment
*
Quick comment
Recommend
Not bad
Password
Unclear description
Not source
Lost files
Unable to decompress
Bad
*
Content :
*
Captcha :
CodeBus
is the largest source code store in internet!
Contact us :
1999-2046
CodeBus
All Rights Reserved.