Hot Search : Source embeded web remote control p2p game More...
Location : Home Downloads SourceCode Other assembly language

OExp13-SOC

  • Category : assembly language
  • Tags :
  • Update : 2017-08-03
  • Size : 11.57mb
  • Downloaded :0次
  • Author :日日***
  • About : Nobody
  • PS : If download it fails, try it again. Download again for free!
Introduction - If you have any usage issues, please Google them yourself
Use Verilog programming to build the test platform, and connect the VGA and other peripherals, using MIPS assembly to write logic to complete the dodge ball game
Packet file list
(Preview for download)
_ngo
_ngo\netlist.lst
_xmsgs
_xmsgs\bitgen.xmsgs
_xmsgs\map.xmsgs
_xmsgs\ngdbuild.xmsgs
_xmsgs\par.xmsgs
_xmsgs\pn_parser.xmsgs
_xmsgs\trce.xmsgs
_xmsgs\xst.xmsgs
add_32.v
ALU_v.v
clk_div.sym
clk_div.v
Counter.ngc
Counter.sym
Counter_3_IO.v
Display.ngc
Display.sym
Display.v
Display_IO.v
Display_summary.html
Ext_32.v
fuse.log
fuse.xmsgs
fuseRelaunch.cmd
GPIO.ngc
GPIO.sym
GPIO.v
GPIO_IO.v
HexTo8SEG.sym
HexTo8SEG.v
HexTo8SEG_summary.html
ipcore_dir
ipcore_dir\_xmsgs
ipcore_dir\_xmsgs\cg.xmsgs
ipcore_dir\_xmsgs\pn_parser.xmsgs
ipcore_dir\blk_mem_gen_v7_3.asy
ipcore_dir\blk_mem_gen_v7_3.gise
ipcore_dir\blk_mem_gen_v7_3.mif
ipcore_dir\blk_mem_gen_v7_3.ngc
ipcore_dir\blk_mem_gen_v7_3.sym
ipcore_dir\blk_mem_gen_v7_3.v
ipcore_dir\blk_mem_gen_v7_3.veo
ipcore_dir\blk_mem_gen_v7_3.xco
ipcore_dir\blk_mem_gen_v7_3.xise
ipcore_dir\blk_mem_gen_v7_3
ipcore_dir\blk_mem_gen_v7_3\blk_mem_gen_v7_3_readme.txt
ipcore_dir\blk_mem_gen_v7_3\doc
ipcore_dir\blk_mem_gen_v7_3\doc\blk_mem_gen_v7_3_vinfo.html
ipcore_dir\blk_mem_gen_v7_3\example_design
ipcore_dir\blk_mem_gen_v7_3\example_design\blk_mem_gen_v7_3_exdes.ucf
ipcore_dir\blk_mem_gen_v7_3\example_design\blk_mem_gen_v7_3_exdes.vhd
ipcore_dir\blk_mem_gen_v7_3\example_design\blk_mem_gen_v7_3_exdes.xdc
ipcore_dir\blk_mem_gen_v7_3\example_design\blk_mem_gen_v7_3_prod.vhd
ipcore_dir\blk_mem_gen_v7_3\implement
ipcore_dir\blk_mem_gen_v7_3\implement\implement.bat
ipcore_dir\blk_mem_gen_v7_3\implement\implement.sh
ipcore_dir\blk_mem_gen_v7_3\implement\planAhead_ise.bat
ipcore_dir\blk_mem_gen_v7_3\implement\planAhead_ise.sh
ipcore_dir\blk_mem_gen_v7_3\implement\planAhead_ise.tcl
ipcore_dir\blk_mem_gen_v7_3\implement\xst.prj
ipcore_dir\blk_mem_gen_v7_3\implement\xst.scr
ipcore_dir\blk_mem_gen_v7_3\simulation
ipcore_dir\blk_mem_gen_v7_3\simulation\addr_gen.vhd
ipcore_dir\blk_mem_gen_v7_3\simulation\blk_mem_gen_v7_3_synth.vhd
ipcore_dir\blk_mem_gen_v7_3\simulation\blk_mem_gen_v7_3_tb.vhd
ipcore_dir\blk_mem_gen_v7_3\simulation\bmg_stim_gen.vhd
ipcore_dir\blk_mem_gen_v7_3\simulation\bmg_tb_pkg.vhd
ipcore_dir\blk_mem_gen_v7_3\simulation\checker.vhd
ipcore_dir\blk_mem_gen_v7_3\simulation\data_gen.vhd
ipcore_dir\blk_mem_gen_v7_3\simulation\functional
ipcore_dir\blk_mem_gen_v7_3\simulation\functional\simcmds.tcl
ipcore_dir\blk_mem_gen_v7_3\simulation\functional\simulate_isim.bat
ipcore_dir\blk_mem_gen_v7_3\simulation\functional\simulate_mti.bat
ipcore_dir\blk_mem_gen_v7_3\simulation\functional\simulate_mti.do
ipcore_dir\blk_mem_gen_v7_3\simulation\functional\simulate_mti.sh
ipcore_dir\blk_mem_gen_v7_3\simulation\functional\simulate_ncsim.sh
ipcore_dir\blk_mem_gen_v7_3\simulation\functional\simulate_vcs.sh
ipcore_dir\blk_mem_gen_v7_3\simulation\functional\ucli_commands.key
ipcore_dir\blk_mem_gen_v7_3\simulation\functional\vcs_session.tcl
ipcore_dir\blk_mem_gen_v7_3\simulation\functional\wave_mti.do
ipcore_dir\blk_mem_gen_v7_3\simulation\functional\wave_ncsim.sv
ipcore_dir\blk_mem_gen_v7_3\simulation\random.vhd
ipcore_dir\blk_mem_gen_v7_3\simulation\timing
ipcore_dir\blk_mem_gen_v7_3\simulation\timing\simcmds.tcl
ipcore_dir\blk_mem_gen_v7_3\simulation\timing\simulate_isim.bat
ipcore_dir\blk_mem_gen_v7_3\simulation\timing\simulate_mti.bat
ipcore_dir\blk_mem_gen_v7_3\simulation\timing\simulate_mti.do
ipcore_dir\blk_mem_gen_v7_3\simulation\timing\simulate_mti.sh
ipcore_dir\blk_mem_gen_v7_3\simulation\timing\simulate_ncsim.sh
ipcore_dir\blk_mem_gen_v7_3\simulation\timing\simulate_vcs.sh
ipcore_dir\blk_mem_gen_v7_3\simulation\timing\ucli_commands.key
ipcore_dir\blk_mem_gen_v7_3\simulation\timing\vcs_session.tcl
ipcore_dir\blk_mem_gen_v7_3\simulation\timing\wave_mti.do
ipcore_dir\blk_mem_gen_v7_3\simulation\timing\wave_ncsim.sv
ipcore_dir\blk_mem_gen_v7_3_flist.txt
ipcore_dir\blk_mem_gen_v7_3_xmdf.tcl
ipcore_dir\coregen.cgp
ipcore_dir\coregen.log
Related instructions
  • We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
  • The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
  • Please use Winrar for decompression tools
  • If download fail, Try it againg or Feedback to us.
  • If downloaded content did not match the introduction, Feedback to us,Confirm and will be refund.
  • Before downloading, you can inquire through the uploaded person information

Nothing.

Post Comment
*Quick comment Recommend Not bad Password Unclear description Not source
Lost files Unable to decompress Bad
*Content :
*Captcha :
CodeBus is the largest source code store in internet!
Contact us :
1999-2046 CodeBus All Rights Reserved.