CodeBus
www.codebus.net
Search
Sign in
Sign up
Hot Search :
Source
embeded
web
remote control
p2p
game
More...
Location :
Home
Downloads
SourceCode
Embeded-SCM Develop
VHDL-FPGA-Verilog
Main Category
SourceCode
Web Code
Develop Tools
Document
Other resource
AD9883 iic_v1.0_for_sim
Favorite
Report
Category :
VHDL-FPGA-Verilog
Tags :
Update : 2017-09-12
Size : 4.71mb
Downloaded :0次
Author :
kil***
About : Nobody
PS : If download it fails, try it again. Download again for free!
Download1
Download2
Introduction - If you have any usage issues, please Google them yourself
Reedit
Program used to configure the AD9883 chip register, using the IIC protocol.
Packet file list
(Preview for download)
iic\aaa.cr.mti
iic\aaa.mpf
iic\asd.cr.mti
iic\asd.mpf
iic\clk_rst.v
iic\db\i2c_master_top.cbx.xml
iic\db\i2c_master_top.cmp.bpm
iic\db\i2c_master_top.cmp.cdb
iic\db\i2c_master_top.cmp.ecobp
iic\db\i2c_master_top.cmp.hdb
iic\db\i2c_master_top.cmp.kpt
iic\db\i2c_master_top.cmp.logdb
iic\db\i2c_master_top.cmp.rdb
iic\db\i2c_master_top.cmp0.ddb
iic\db\i2c_master_top.cmp2.ddb
iic\db\i2c_master_top.cmp_merge.kpt
iic\db\i2c_master_top.db_info
iic\db\i2c_master_top.eco.cdb
iic\db\i2c_master_top.fit.qmsg
iic\db\i2c_master_top.hier_info
iic\db\i2c_master_top.hif
iic\db\i2c_master_top.lpc.html
iic\db\i2c_master_top.lpc.rdb
iic\db\i2c_master_top.lpc.txt
iic\db\i2c_master_top.map.bpm
iic\db\i2c_master_top.map.cdb
iic\db\i2c_master_top.map.ecobp
iic\db\i2c_master_top.map.hdb
iic\db\i2c_master_top.map.kpt
iic\db\i2c_master_top.map.logdb
iic\db\i2c_master_top.map.qmsg
iic\db\i2c_master_top.map_bb.cdb
iic\db\i2c_master_top.map_bb.hdb
iic\db\i2c_master_top.map_bb.logdb
iic\db\i2c_master_top.pre_map.cdb
iic\db\i2c_master_top.pre_map.hdb
iic\db\i2c_master_top.rpp.qmsg
iic\db\i2c_master_top.rtlv.hdb
iic\db\i2c_master_top.rtlv_sg.cdb
iic\db\i2c_master_top.rtlv_sg_swap.cdb
iic\db\i2c_master_top.sgate.rvd
iic\db\i2c_master_top.sgate_sm.rvd
iic\db\i2c_master_top.sgdiff.cdb
iic\db\i2c_master_top.sgdiff.hdb
iic\db\i2c_master_top.sld_design_entry.sci
iic\db\i2c_master_top.sld_design_entry_dsc.sci
iic\db\i2c_master_top.smart_action.txt
iic\db\i2c_master_top.smp_dump.txt
iic\db\i2c_master_top.syn_hier_info
iic\db\i2c_master_top.tis_db_list.ddb
iic\db\logic_util_heursitic.dat
iic\db\prev_cmp_i2c_master_top.fit.qmsg
iic\db\prev_cmp_i2c_master_top.map.qmsg
iic\i2c_master_bit_ctrl.v
iic\i2c_master_bit_ctrl.v.bak
iic\i2c_master_byte_ctrl.v
iic\i2c_master_byte_ctrl.v.bak
iic\i2c_master_defines.v
iic\i2c_master_top.done
iic\i2c_master_top.fit.rpt
iic\i2c_master_top.fit.smsg
iic\i2c_master_top.fit.summary
iic\i2c_master_top.flow.rpt
iic\i2c_master_top.map.rpt
iic\i2c_master_top.map.summary
iic\i2c_master_top.pin
iic\i2c_master_top.qpf
iic\i2c_master_top.qsf
iic\i2c_master_top.v
iic\i2c_master_top.v.bak
iic\i2c_slave_model.v
iic\i2c_slave_model.v.bak
iic\incremental_db\compiled_partitions\i2c_master_top.root_partition.cmp.cdb
iic\incremental_db\compiled_partitions\i2c_master_top.root_partition.cmp.dfp
iic\incremental_db\compiled_partitions\i2c_master_top.root_partition.cmp.hdb
iic\incremental_db\compiled_partitions\i2c_master_top.root_partition.cmp.kpt
iic\incremental_db\compiled_partitions\i2c_master_top.root_partition.cmp.logdb
iic\incremental_db\compiled_partitions\i2c_master_top.root_partition.cmp.rcfdb
iic\incremental_db\compiled_partitions\i2c_master_top.root_partition.cmp.re.rcfdb
iic\incremental_db\compiled_partitions\i2c_master_top.root_partition.map.cdb
iic\incremental_db\compiled_partitions\i2c_master_top.root_partition.map.dpi
iic\incremental_db\compiled_partitions\i2c_master_top.root_partition.map.hdb
iic\incremental_db\compiled_partitions\i2c_master_top.root_partition.map.kpt
iic\incremental_db\README
iic\tcl_stacktrace.txt
iic\timescale.v
iic\tst_bench_top.v
iic\tst_bench_top.v.bak
iic\vsim.wlf
iic\wb_master_model.v
iic\wlftm03ms7
iic\work\clk_rst\_primary.dat
iic\work\clk_rst\_primary.vhd
iic\work\i2c_master_bit_ctrl\verilog.asm
iic\work\i2c_master_bit_ctrl\_primary.dat
iic\work\i2c_master_bit_ctrl\_primary.vhd
iic\work\i2c_master_byte_ctrl\verilog.asm
iic\work\i2c_master_byte_ctrl\_primary.dat
iic\work\i2c_master_byte_ctrl\_primary.vhd
iic\work\i2c_master_top\verilog.asm
Related instructions
We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please
Google on your own.
The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please
contact us
.
Please use
Winrar
for decompression tools
If download fail, Try it againg or
Feedback to us
.
If downloaded content did not match the introduction,
Feedback
to us,Confirm and will be refund.
Before downloading, you can inquire through the uploaded person information
Comment
All comment
Nothing.
Post Comment
*
Quick comment
Recommend
Not bad
Password
Unclear description
Not source
Lost files
Unable to decompress
Bad
*
Content :
*
Captcha :
CodeBus
is the largest source code store in internet!
Contact us :
1999-2046
CodeBus
All Rights Reserved.