Introduction - If you have any usage issues, please Google them yourself
The source code of Chapter 15 of the Verilog Digital System Design Tutorial (Xia Yuwen) has been improved from the original 8 state to the 6 state, and the required function can be achieved. For a specific sequence in which the overlap occurs, detected.