Based on the Verilog language to write the UART module, very practical, you can refer to, hope to make progress together

uart\proj\db\altsyncram_0f14.tdf
uart\proj\db\altsyncram_kh14.tdf
uart\proj\db\altsyncram_mh14.tdf
uart\proj\db\altsyncram_qh14.tdf
uart\proj\db\altsyncram_sh14.tdf
uart\proj\db\cmpr_j4c.tdf
uart\proj\db\cmpr_k4c.tdf
uart\proj\db\cmpr_l4c.tdf
uart\proj\db\cmpr_m4c.tdf
uart\proj\db\cmpr_n4c.tdf
uart\proj\db\cntr_4ti.tdf
uart\proj\db\cntr_84i.tdf
uart\proj\db\cntr_a4i.tdf
uart\proj\db\cntr_eqi.tdf
uart\proj\db\cntr_l2i.tdf
uart\proj\db\cntr_o2i.tdf
uart\proj\db\cntr_p2i.tdf
uart\proj\db\cntr_umi.tdf
uart\proj\db\decode_9jf.tdf
uart\proj\db\logic_util_heursitic.dat
uart\proj\db\mux_lgc.tdf
uart\proj\db\mux_ogc.tdf
uart\proj\db\prev_cmp_uart.qmsg
uart\proj\db\uart.0.cmp.rdb
uart\proj\db\uart.1.cmp.rdb
uart\proj\db\uart.2.cmp.rdb
uart\proj\db\uart.asm.qmsg
uart\proj\db\uart.asm.rdb
uart\proj\db\uart.autoh_e40e1.map.reg_db.cdb
uart\proj\db\uart.autoh_e40e1.qmsg
uart\proj\db\uart.autos_3e921.map.reg_db.cdb
uart\proj\db\uart.autos_3e921.qmsg
uart\proj\db\uart.cbx.xml
uart\proj\db\uart.cmp.bpm
uart\proj\db\uart.cmp.cdb
uart\proj\db\uart.cmp.hdb
uart\proj\db\uart.cmp.idb
uart\proj\db\uart.cmp.kpt
uart\proj\db\uart.cmp.logdb
uart\proj\db\uart.cmp.rdb
uart\proj\db\uart.cmp0.ddb
uart\proj\db\uart.cmp_merge.kpt
uart\proj\db\uart.db_info
uart\proj\db\uart.eda.qmsg
uart\proj\db\uart.fit.qmsg
uart\proj\db\uart.hier_info
uart\proj\db\uart.hif
uart\proj\db\uart.ipinfo
uart\proj\db\uart.lpc.html
uart\proj\db\uart.lpc.rdb
uart\proj\db\uart.lpc.txt
uart\proj\db\uart.main.hdb
uart\proj\db\uart.map.ammdb
uart\proj\db\uart.map.bpm
uart\proj\db\uart.map.cdb
uart\proj\db\uart.map.hdb
uart\proj\db\uart.map.kpt
uart\proj\db\uart.map.logdb
uart\proj\db\uart.map.qmsg
uart\proj\db\uart.map.rcfdb
uart\proj\db\uart.map.rdb
uart\proj\db\uart.map_bb.cdb
uart\proj\db\uart.map_bb.hdb
uart\proj\db\uart.map_bb.logdb
uart\proj\db\uart.merge.qmsg
uart\proj\db\uart.pplq.rdb
uart\proj\db\uart.pre_map.hdb
uart\proj\db\uart.pti_db_list.ddb
uart\proj\db\uart.root_partition.map.reg_db.cdb
uart\proj\db\uart.root_partition.qmsg
uart\proj\db\uart.routing.rdb
uart\proj\db\uart.rpp.qmsg
uart\proj\db\uart.rtlv.hdb
uart\proj\db\uart.rtlv_sg.cdb
uart\proj\db\uart.rtlv_sg_swap.cdb
uart\proj\db\uart.sgate.rvd
uart\proj\db\uart.sgate_sm.rvd
uart\proj\db\uart.sgdiff.cdb
uart\proj\db\uart.sgdiff.hdb
uart\proj\db\uart.sld_design_entry.sci
uart\proj\db\uart.sld_design_entry_dsc.sci
uart\proj\db\uart.smart_action.txt
uart\proj\db\uart.sta.qmsg
uart\proj\db\uart.sta.rdb
uart\proj\db\uart.sta_cmp.8_slow.tdb
uart\proj\db\uart.syn_hier_info
uart\proj\db\uart.tis_db_list.ddb
uart\proj\db\uart.tmw_info
uart\proj\db\uart.vpr.ammdb
uart\proj\incremental_db\compiled_partitions\uart.autoh_e40e1.map.cdb
uart\proj\incremental_db\compiled_partitions\uart.autoh_e40e1.map.dpi
uart\proj\incremental_db\compiled_partitions\uart.autoh_e40e1.map.hdb
uart\proj\incremental_db\compiled_partitions\uart.autoh_e40e1.map.kpt
uart\proj\incremental_db\compiled_partitions\uart.autoh_e40e1.map.logdb
uart\proj\incremental_db\compiled_partitions\uart.autos_3e921.map.cdb
uart\proj\incremental_db\compiled_partitions\uart.autos_3e921.map.dpi
uart\proj\incremental_db\compiled_partitions\uart.autos_3e921.map.hdb
uart\proj\incremental_db\compiled_partitions\uart.autos_3e921.map.kpt
uart\proj\incremental_db\compiled_partitions\uart.autos_3e921.map.logdb
uart\proj\incremental_db\compiled_partitions\uart.db_info

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．