VHDL How to use PLL-IP core microsemi project

test51_PLL\component
test51_PLL\component\work
test51_PLL\component\work\DESIGN_FIRMWARE
test51_PLL\component\work\DESIGN_FIRMWARE\DESIGN_FIRMWARE.cxf
test51_PLL\component\work\DESIGN_FIRMWARE\DESIGN_FIRMWARE.sdb
test51_PLL\component\work\DESIGN_IO
test51_PLL\component\work\DESIGN_IO\DESIGN_IO.cxf
test51_PLL\component\work\DESIGN_IO\DESIGN_IO.sdb
test51_PLL\component\work\tb_top
test51_PLL\component\work\tb_top\tb_top.cxf
test51_PLL\component\work\tb_top\tb_top.sdb
test51_PLL\component\work\tb_top\tb_top.vhd
test51_PLL\component\work\tb_top\tb_top_manifest.txt
test51_PLL\component\work\top
test51_PLL\component\work\top\datasheet.xsl
test51_PLL\component\work\top\top.cxf
test51_PLL\component\work\top\top.sdb
test51_PLL\component\work\top\top_DataSheet.xml
test51_PLL\constraint
test51_PLL\coreconsole
test51_PLL\designer
test51_PLL\designer\impl1
test51_PLL\designer\impl1\designer_synth_check.log
test51_PLL\designer\impl1\simulation
test51_PLL\designer\impl1\top.ide_des
test51_PLL\designer\impl1\top.tcl
test51_PLL\firmware
test51_PLL\hdl
test51_PLL\simulation
test51_PLL\simulation\modelsim.ini
test51_PLL\simulation\postsynth
test51_PLL\simulation\postsynth\_info
test51_PLL\simulation\postsynth\_lib.qdb
test51_PLL\simulation\postsynth\_lib1_0.qdb
test51_PLL\simulation\postsynth\_lib1_0.qpg
test51_PLL\simulation\postsynth\_lib1_0.qtl
test51_PLL\simulation\postsynth\_vmake
test51_PLL\simulation\run.do
test51_PLL\simulation\tb_top_postsynth_simulation.log
test51_PLL\simulation\vsim.wlf
test51_PLL\smartgen
test51_PLL\smartgen\DESIGN_FIRMWARE_work.ixf
test51_PLL\smartgen\DESIGN_IO_work.ixf
test51_PLL\smartgen\PLL50M
test51_PLL\smartgen\PLL50M\PLL50M.cxf
test51_PLL\smartgen\PLL50M\PLL50M.gen
test51_PLL\smartgen\PLL50M\PLL50M.log
test51_PLL\smartgen\PLL50M\PLL50M.vhd
test51_PLL\smartgen\PLL50M_work.ixf
test51_PLL\smartgen\smartgen.aws
test51_PLL\smartgen\tb_top_work.ixf
test51_PLL\smartgen\top_work.ixf
test51_PLL\stimulus
test51_PLL\stimulus\tb_clk.vhd
test51_PLL\synthesis
test51_PLL\synthesis\.recordref
test51_PLL\synthesis\backup
test51_PLL\synthesis\backup\top.srr
test51_PLL\synthesis\coreip
test51_PLL\synthesis\dm
test51_PLL\synthesis\dm\layer0.xdm
test51_PLL\synthesis\run_options.txt
test51_PLL\synthesis\scratchproject.prs
test51_PLL\synthesis\synlog.tcl
test51_PLL\synthesis\synlog
test51_PLL\synthesis\synlog\layer0.tlg.rptmap
test51_PLL\synthesis\synlog\report
test51_PLL\synthesis\synlog\report\top_compiler_notes.txt
test51_PLL\synthesis\synlog\report\top_compiler_runstatus.xml
test51_PLL\synthesis\synlog\report\top_fpga_mapper_area_report.xml
test51_PLL\synthesis\synlog\report\top_fpga_mapper_combined_clk.rpt
test51_PLL\synthesis\synlog\report\top_fpga_mapper_errors.txt
test51_PLL\synthesis\synlog\report\top_fpga_mapper_notes.txt
test51_PLL\synthesis\synlog\report\top_fpga_mapper_opt_report.xml
test51_PLL\synthesis\synlog\report\top_fpga_mapper_resourceusage.rpt
test51_PLL\synthesis\synlog\report\top_fpga_mapper_runstatus.xml
test51_PLL\synthesis\synlog\report\top_fpga_mapper_timing_report.xml
test51_PLL\synthesis\synlog\report\top_fpga_mapper_warnings.txt
test51_PLL\synthesis\synlog\report\top_premap_errors.txt
test51_PLL\synthesis\synlog\report\top_premap_notes.txt
test51_PLL\synthesis\synlog\report\top_premap_runstatus.xml
test51_PLL\synthesis\synlog\report\top_premap_warnings.txt
test51_PLL\synthesis\synlog\syntax_constraint_check.rpt.rptmap
test51_PLL\synthesis\synlog\top_compiler.srr
test51_PLL\synthesis\synlog\top_compiler.srr.rptmap
test51_PLL\synthesis\synlog\top_fpga_mapper.srr
test51_PLL\synthesis\synlog\top_fpga_mapper.szr
test51_PLL\synthesis\synlog\top_multi_srs_gen.srr
test51_PLL\synthesis\synlog\top_premap.srr
test51_PLL\synthesis\synlog\top_premap.szr
test51_PLL\synthesis\synplify.log
test51_PLL\synthesis\syntmp
test51_PLL\synthesis\syntmp\closed.png
test51_PLL\synthesis\syntmp\cmdrec_compiler.log
test51_PLL\synthesis\syntmp\cmdrec_fpga_mapper.log
test51_PLL\synthesis\syntmp\cmdrec_multi_srs_gen.log
test51_PLL\synthesis\syntmp\cmdrec_premap.log
test51_PLL\synthesis\syntmp\open.png
test51_PLL\synthesis\syntmp\run_option.xml
test51_PLL\synthesis\syntmp\statusReport.html

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．