simple gates using ip integrator from xilinx

project_2
project_2\project_2.cache
project_2\project_2.cache\ip
project_2\project_2.cache\ip\2017.2
project_2\project_2.cache\ip\2017.2\5059e4fa596ef4c3
project_2\project_2.cache\ip\2017.2\5059e4fa596ef4c3.logs
project_2\project_2.cache\ip\2017.2\5059e4fa596ef4c3.logs\runme.log
project_2\project_2.cache\ip\2017.2\5059e4fa596ef4c3\5059e4fa596ef4c3.xci
project_2\project_2.cache\ip\2017.2\5059e4fa596ef4c3\AND_GATE_util_vector_logic_0_0.dcp
project_2\project_2.cache\ip\2017.2\5059e4fa596ef4c3\AND_GATE_util_vector_logic_0_0_sim_netlist.v
project_2\project_2.cache\ip\2017.2\5059e4fa596ef4c3\AND_GATE_util_vector_logic_0_0_sim_netlist.vhdl
project_2\project_2.cache\ip\2017.2\5059e4fa596ef4c3\AND_GATE_util_vector_logic_0_0_stub.v
project_2\project_2.cache\ip\2017.2\5059e4fa596ef4c3\AND_GATE_util_vector_logic_0_0_stub.vhdl
project_2\project_2.cache\ip\2017.2\5059e4fa596ef4c3\stats.txt
project_2\project_2.cache\ip\2017.2\f28d5379482a9529
project_2\project_2.cache\ip\2017.2\f28d5379482a9529.logs
project_2\project_2.cache\ip\2017.2\f28d5379482a9529.logs\runme.log
project_2\project_2.cache\ip\2017.2\f28d5379482a9529\AND_GATE_util_vector_logic_1_0.dcp
project_2\project_2.cache\ip\2017.2\f28d5379482a9529\AND_GATE_util_vector_logic_1_0_sim_netlist.v
project_2\project_2.cache\ip\2017.2\f28d5379482a9529\AND_GATE_util_vector_logic_1_0_sim_netlist.vhdl
project_2\project_2.cache\ip\2017.2\f28d5379482a9529\AND_GATE_util_vector_logic_1_0_stub.v
project_2\project_2.cache\ip\2017.2\f28d5379482a9529\AND_GATE_util_vector_logic_1_0_stub.vhdl
project_2\project_2.cache\ip\2017.2\f28d5379482a9529\f28d5379482a9529.xci
project_2\project_2.cache\wt
project_2\project_2.cache\wt\gui_resources.wdf
project_2\project_2.cache\wt\java_command_handlers.wdf
project_2\project_2.cache\wt\project.wpc
project_2\project_2.cache\wt\synthesis.wdf
project_2\project_2.cache\wt\synthesis_details.wdf
project_2\project_2.cache\wt\webtalk_pa.xml
project_2\project_2.cache\wt\xsim.wdf
project_2\project_2.hw
project_2\project_2.hw\project_2.lpr
project_2\project_2.ip_user_files
project_2\project_2.ip_user_files\bd
project_2\project_2.ip_user_files\bd\AND_GATE
project_2\project_2.ip_user_files\bd\AND_GATE\hdl
project_2\project_2.ip_user_files\bd\AND_GATE\hdl\AND_GATE.vhd
project_2\project_2.ip_user_files\bd\AND_GATE\ip
project_2\project_2.ip_user_files\bd\AND_GATE\ip\AND_GATE_util_vector_logic_0_0
project_2\project_2.ip_user_files\bd\AND_GATE\ip\AND_GATE_util_vector_logic_0_0\AND_GATE_util_vector_logic_0_0_sim_netlist.v
project_2\project_2.ip_user_files\bd\AND_GATE\ip\AND_GATE_util_vector_logic_0_0\AND_GATE_util_vector_logic_0_0_sim_netlist.vhdl
project_2\project_2.ip_user_files\bd\AND_GATE\ip\AND_GATE_util_vector_logic_0_0\sim
project_2\project_2.ip_user_files\bd\AND_GATE\ip\AND_GATE_util_vector_logic_0_0\sim\AND_GATE_util_vector_logic_0_0.v
project_2\project_2.ip_user_files\README.txt
project_2\project_2.runs
project_2\project_2.runs\.jobs
project_2\project_2.runs\.jobs\vrs_config_1.xml
project_2\project_2.runs\.jobs\vrs_config_2.xml
project_2\project_2.runs\AND_GATE_util_vector_logic_0_0_synth_1
project_2\project_2.runs\AND_GATE_util_vector_logic_0_0_synth_1\.vivado.begin.rst
project_2\project_2.runs\AND_GATE_util_vector_logic_0_0_synth_1\.vivado.end.rst
project_2\project_2.runs\AND_GATE_util_vector_logic_0_0_synth_1\.Vivado_Synthesis.queue.rst
project_2\project_2.runs\AND_GATE_util_vector_logic_0_0_synth_1\.Xil
project_2\project_2.runs\AND_GATE_util_vector_logic_0_0_synth_1\AND_GATE_util_vector_logic_0_0.dcp
project_2\project_2.runs\AND_GATE_util_vector_logic_0_0_synth_1\AND_GATE_util_vector_logic_0_0.tcl
project_2\project_2.runs\AND_GATE_util_vector_logic_0_0_synth_1\AND_GATE_util_vector_logic_0_0.vds
project_2\project_2.runs\AND_GATE_util_vector_logic_0_0_synth_1\AND_GATE_util_vector_logic_0_0_utilization_synth.pb
project_2\project_2.runs\AND_GATE_util_vector_logic_0_0_synth_1\AND_GATE_util_vector_logic_0_0_utilization_synth.rpt
project_2\project_2.runs\AND_GATE_util_vector_logic_0_0_synth_1\gen_run.xml
project_2\project_2.runs\AND_GATE_util_vector_logic_0_0_synth_1\htr.txt
project_2\project_2.runs\AND_GATE_util_vector_logic_0_0_synth_1\ISEWrap.js
project_2\project_2.runs\AND_GATE_util_vector_logic_0_0_synth_1\ISEWrap.sh
project_2\project_2.runs\AND_GATE_util_vector_logic_0_0_synth_1\rundef.js
project_2\project_2.runs\AND_GATE_util_vector_logic_0_0_synth_1\runme.bat
project_2\project_2.runs\AND_GATE_util_vector_logic_0_0_synth_1\runme.log
project_2\project_2.runs\AND_GATE_util_vector_logic_0_0_synth_1\runme.sh
project_2\project_2.runs\AND_GATE_util_vector_logic_0_0_synth_1\vivado.jou
project_2\project_2.runs\AND_GATE_util_vector_logic_0_0_synth_1\vivado.pb
project_2\project_2.runs\AND_GATE_util_vector_logic_1_0_synth_1
project_2\project_2.runs\AND_GATE_util_vector_logic_1_0_synth_1\.vivado.begin.rst
project_2\project_2.runs\AND_GATE_util_vector_logic_1_0_synth_1\.vivado.end.rst
project_2\project_2.runs\AND_GATE_util_vector_logic_1_0_synth_1\.Vivado_Synthesis.queue.rst
project_2\project_2.runs\AND_GATE_util_vector_logic_1_0_synth_1\.Xil
project_2\project_2.runs\AND_GATE_util_vector_logic_1_0_synth_1\AND_GATE_util_vector_logic_1_0.dcp
project_2\project_2.runs\AND_GATE_util_vector_logic_1_0_synth_1\AND_GATE_util_vector_logic_1_0.tcl
project_2\project_2.runs\AND_GATE_util_vector_logic_1_0_synth_1\AND_GATE_util_vector_logic_1_0.vds
project_2\project_2.runs\AND_GATE_util_vector_logic_1_0_synth_1\AND_GATE_util_vector_logic_1_0_utilization_synth.pb
project_2\project_2.runs\AND_GATE_util_vector_logic_1_0_synth_1\AND_GATE_util_vector_logic_1_0_utilization_synth.rpt
project_2\project_2.runs\AND_GATE_util_vector_logic_1_0_synth_1\gen_run.xml
project_2\project_2.runs\AND_GATE_util_vector_logic_1_0_synth_1\htr.txt
project_2\project_2.runs\AND_GATE_util_vector_logic_1_0_synth_1\ISEWrap.js
project_2\project_2.runs\AND_GATE_util_vector_logic_1_0_synth_1\ISEWrap.sh
project_2\project_2.runs\AND_GATE_util_vector_logic_1_0_synth_1\rundef.js
project_2\project_2.runs\AND_GATE_util_vector_logic_1_0_synth_1\runme.bat
project_2\project_2.runs\AND_GATE_util_vector_logic_1_0_synth_1\runme.log
project_2\project_2.runs\AND_GATE_util_vector_logic_1_0_synth_1\runme.sh
project_2\project_2.runs\AND_GATE_util_vector_logic_1_0_synth_1\vivado.jou
project_2\project_2.runs\AND_GATE_util_vector_logic_1_0_synth_1\vivado.pb
project_2\project_2.runs\synth_1
project_2\project_2.runs\synth_1\.vivado.begin.rst
project_2\project_2.runs\synth_1\.vivado.end.rst
project_2\project_2.runs\synth_1\.Vivado_Synthesis.queue.rst
project_2\project_2.runs\synth_1\.Xil
project_2\project_2.runs\synth_1\AND_GATE_wrapper.dcp
project_2\project_2.runs\synth_1\AND_GATE_wrapper.tcl
project_2\project_2.runs\synth_1\AND_GATE_wrapper.vds
project_2\project_2.runs\synth_1\AND_GATE_wrapper_utilization_synth.pb
project_2\project_2.runs\synth_1\AND_GATE_wrapper_utilization_synth.rpt
project_2\project_2.runs\synth_1\dont_touch.xdc

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．