Hot Search : Source embeded web remote control p2p game More...
Location : Home Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
  • Category : VHDL-FPGA-Verilog
  • Tags :
  • Update : 2017-10-31
  • Size : 1.3mb
  • Downloaded :0次
  • Author :nic****
  • About : Nobody
  • PS : If download it fails, try it again. Download again for free!
Introduction - If you have any usage issues, please Google them yourself
Time is always the basic need of people, and in the fast pace of today's society, time is a very important tool. The electronic clock is a clock device function by using electronic technology, compared with the mechanical clock has a higher accuracy and intuitive, and no mechanical device, has a longer life, so it is more and more widely used. According to the system design requirements, the system is divided into comprehensive timing module, data adjustment module, infrared receiving module and display module of 4 modules, including the timing module includes 7 sub modules (year, month, day, week, hours, minutes and seconds), each module has a preset counting and carry the function.
Packet file list
(Preview for download)
temp
temp\.Xil
temp\.Xil\Vivado-11748-DESKTOP-1URT7V0
temp\.Xil\Vivado-11748-DESKTOP-1URT7V0\wave
temp\.Xil\Vivado-16156-DESKTOP-1URT7V0
temp\.Xil\Vivado-16156-DESKTOP-1URT7V0\wave
temp\.Xil\Vivado-17180-DESKTOP-1URT7V0
temp\.Xil\Vivado-17180-DESKTOP-1URT7V0\wave
temp\temp.cache
temp\temp.cache\compile_simlib
temp\temp.cache\compile_simlib\activehdl
temp\temp.cache\compile_simlib\ies
temp\temp.cache\compile_simlib\modelsim
temp\temp.cache\compile_simlib\questa
temp\temp.cache\compile_simlib\riviera
temp\temp.cache\compile_simlib\vcs
temp\temp.cache\wt
temp\temp.cache\wt\gui_resources.wdf
temp\temp.cache\wt\java_command_handlers.wdf
temp\temp.cache\wt\project.wpc
temp\temp.cache\wt\synthesis.wdf
temp\temp.cache\wt\synthesis_details.wdf
temp\temp.cache\wt\webtalk_pa.xml
temp\temp.cache\wt\xsim.wdf
temp\temp.hw
temp\temp.hw\hw_1
temp\temp.hw\hw_1\hw.xml
temp\temp.hw\hw_1\wave
temp\temp.hw\temp.lpr
temp\temp.ip_user_files
temp\temp.ip_user_files\README.txt
temp\temp.ip_user_files\ip
temp\temp.ip_user_files\ip\clk_wiz_0
temp\temp.ip_user_files\ip\clk_wiz_0\clk_wiz_0.veo
temp\temp.ip_user_files\ip\clk_wiz_1
temp\temp.ip_user_files\ip\clk_wiz_1\clk_wiz_1.veo
temp\temp.ip_user_files\ipstatic
temp\temp.ip_user_files\ipstatic\clk_wiz_v5_3_1
temp\temp.ip_user_files\ipstatic\clk_wiz_v5_3_1\mmcm_pll_drp_func_7s_mmcm.vh
temp\temp.ip_user_files\ipstatic\clk_wiz_v5_3_1\mmcm_pll_drp_func_7s_pll.vh
temp\temp.ip_user_files\ipstatic\clk_wiz_v5_3_1\mmcm_pll_drp_func_us_mmcm.vh
temp\temp.ip_user_files\ipstatic\clk_wiz_v5_3_1\mmcm_pll_drp_func_us_pll.vh
temp\temp.ip_user_files\sim_scripts
temp\temp.ip_user_files\sim_scripts\clk_wiz_0
temp\temp.ip_user_files\sim_scripts\clk_wiz_0\README.txt
temp\temp.ip_user_files\sim_scripts\clk_wiz_0\activehdl
temp\temp.ip_user_files\sim_scripts\clk_wiz_0\activehdl\README.txt
temp\temp.ip_user_files\sim_scripts\clk_wiz_0\activehdl\clk_wiz_0.sh
temp\temp.ip_user_files\sim_scripts\clk_wiz_0\activehdl\clk_wiz_0.udo
temp\temp.ip_user_files\sim_scripts\clk_wiz_0\activehdl\compile.do
temp\temp.ip_user_files\sim_scripts\clk_wiz_0\activehdl\file_info.txt
temp\temp.ip_user_files\sim_scripts\clk_wiz_0\activehdl\glbl.v
temp\temp.ip_user_files\sim_scripts\clk_wiz_0\activehdl\simulate.do
temp\temp.ip_user_files\sim_scripts\clk_wiz_0\activehdl\wave.do
temp\temp.ip_user_files\sim_scripts\clk_wiz_0\ies
temp\temp.ip_user_files\sim_scripts\clk_wiz_0\ies\README.txt
temp\temp.ip_user_files\sim_scripts\clk_wiz_0\ies\clk_wiz_0.sh
temp\temp.ip_user_files\sim_scripts\clk_wiz_0\ies\file_info.txt
temp\temp.ip_user_files\sim_scripts\clk_wiz_0\ies\glbl.v
temp\temp.ip_user_files\sim_scripts\clk_wiz_0\ies\run.f
temp\temp.ip_user_files\sim_scripts\clk_wiz_0\modelsim
temp\temp.ip_user_files\sim_scripts\clk_wiz_0\modelsim\README.txt
temp\temp.ip_user_files\sim_scripts\clk_wiz_0\modelsim\clk_wiz_0.sh
temp\temp.ip_user_files\sim_scripts\clk_wiz_0\modelsim\clk_wiz_0.udo
temp\temp.ip_user_files\sim_scripts\clk_wiz_0\modelsim\compile.do
temp\temp.ip_user_files\sim_scripts\clk_wiz_0\modelsim\file_info.txt
temp\temp.ip_user_files\sim_scripts\clk_wiz_0\modelsim\glbl.v
temp\temp.ip_user_files\sim_scripts\clk_wiz_0\modelsim\simulate.do
temp\temp.ip_user_files\sim_scripts\clk_wiz_0\modelsim\wave.do
temp\temp.ip_user_files\sim_scripts\clk_wiz_0\questa
temp\temp.ip_user_files\sim_scripts\clk_wiz_0\questa\README.txt
temp\temp.ip_user_files\sim_scripts\clk_wiz_0\questa\clk_wiz_0.sh
temp\temp.ip_user_files\sim_scripts\clk_wiz_0\questa\clk_wiz_0.udo
temp\temp.ip_user_files\sim_scripts\clk_wiz_0\questa\compile.do
temp\temp.ip_user_files\sim_scripts\clk_wiz_0\questa\elaborate.do
temp\temp.ip_user_files\sim_scripts\clk_wiz_0\questa\file_info.txt
temp\temp.ip_user_files\sim_scripts\clk_wiz_0\questa\glbl.v
temp\temp.ip_user_files\sim_scripts\clk_wiz_0\questa\simulate.do
temp\temp.ip_user_files\sim_scripts\clk_wiz_0\questa\wave.do
temp\temp.ip_user_files\sim_scripts\clk_wiz_0\riviera
temp\temp.ip_user_files\sim_scripts\clk_wiz_0\riviera\README.txt
temp\temp.ip_user_files\sim_scripts\clk_wiz_0\riviera\clk_wiz_0.sh
temp\temp.ip_user_files\sim_scripts\clk_wiz_0\riviera\clk_wiz_0.udo
temp\temp.ip_user_files\sim_scripts\clk_wiz_0\riviera\compile.do
temp\temp.ip_user_files\sim_scripts\clk_wiz_0\riviera\file_info.txt
temp\temp.ip_user_files\sim_scripts\clk_wiz_0\riviera\glbl.v
temp\temp.ip_user_files\sim_scripts\clk_wiz_0\riviera\simulate.do
temp\temp.ip_user_files\sim_scripts\clk_wiz_0\riviera\wave.do
temp\temp.ip_user_files\sim_scripts\clk_wiz_0\vcs
temp\temp.ip_user_files\sim_scripts\clk_wiz_0\vcs\README.txt
temp\temp.ip_user_files\sim_scripts\clk_wiz_0\vcs\clk_wiz_0.sh
temp\temp.ip_user_files\sim_scripts\clk_wiz_0\vcs\file_info.txt
temp\temp.ip_user_files\sim_scripts\clk_wiz_0\vcs\glbl.v
temp\temp.ip_user_files\sim_scripts\clk_wiz_0\vcs\simulate.do
temp\temp.ip_user_files\sim_scripts\clk_wiz_0\xsim
temp\temp.ip_user_files\sim_scripts\clk_wiz_0\xsim\README.txt
temp\temp.ip_user_files\sim_scripts\clk_wiz_0\xsim\clk_wiz_0.sh
temp\temp.ip_user_files\sim_scripts\clk_wiz_0\xsim\cmd.tcl
temp\temp.ip_user_files\sim_scripts\clk_wiz_0\xsim\elab.opt
temp\temp.ip_user_files\sim_scripts\clk_wiz_0\xsim\file_info.txt
Related instructions
  • We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
  • The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
  • Please use Winrar for decompression tools
  • If download fail, Try it againg or Feedback to us.
  • If downloaded content did not match the introduction, Feedback to us,Confirm and will be refund.
  • Before downloading, you can inquire through the uploaded person information

Nothing.

Post Comment
*Quick comment Recommend Not bad Password Unclear description Not source
Lost files Unable to decompress Bad
*Content :
*Captcha :
CodeBus is the largest source code store in internet!
Contact us :
1999-2046 CodeBus All Rights Reserved.