ount in so they can help you to get your files. But to prevent overloading and abusing; We have some.ers that having account in so they can help you to get your files. But to prevent overloading and abusing; We have some.

Filename	Size	Update
an488_design_example\code	0	2007-12-12
an488_design_example\code\stepmot.v	7663	2006-12-29
an488_design_example\modelsim	0	2007-12-12
an488_design_example\modelsim\stepmot.v	7663	2006-12-29
an488_design_example\modelsim\stepmot_sim.cr.mti	2482	2007-12-12
an488_design_example\modelsim\stepmot_sim.mpf	10759	2007-12-12
an488_design_example\modelsim\test_stepmot.v	17552	2006-12-29
an488_design_example\modelsim\transcript	9145	2007-11-20
an488_design_example\modelsim\wave.bmp	246998	2006-12-29
an488_design_example\modelsim\wave.do	957	2006-12-29
an488_design_example\modelsim\work	0	2007-12-12
an488_design_example\modelsim\work\@m@a@x@i@i_@p@r@i@m_@d@f@f@e	0	2007-12-12
an488_design_example\modelsim\work\@m@a@x@i@i_@p@r@i@m_@d@f@f@e\verilog.psm	1504	2007-11-15
an488_design_example\modelsim\work\@m@a@x@i@i_@p@r@i@m_@d@f@f@e\_primary.dat	1306	2007-11-15
an488_design_example\modelsim\work\@m@a@x@i@i_@p@r@i@m_@d@f@f@e\_primary.vhd	179	2007-11-15
an488_design_example\modelsim\work\divider	0	2007-12-12
an488_design_example\modelsim\work\divider\verilog.psm	3154	2007-11-15
an488_design_example\modelsim\work\divider\_primary.dat	294	2007-11-15
an488_design_example\modelsim\work\divider\_primary.vhd	176	2007-11-15
an488_design_example\modelsim\work\divider1	0	2007-12-12
an488_design_example\modelsim\work\divider1\verilog.psm	4057	2007-11-15
an488_design_example\modelsim\work\divider1\_primary.dat	347	2007-11-15
an488_design_example\modelsim\work\divider1\_primary.vhd	221	2007-11-15
an488_design_example\modelsim\work\maxii_and1	0	2007-12-12
an488_design_example\modelsim\work\maxii_and1\verilog.psm	2168	2007-11-15
an488_design_example\modelsim\work\maxii_and1\_primary.dat	214	2007-11-15
an488_design_example\modelsim\work\maxii_and1\_primary.vhd	182	2007-11-15
an488_design_example\modelsim\work\maxii_and16	0	2007-12-12
an488_design_example\modelsim\work\maxii_and16\verilog.psm	5809	2007-11-15
an488_design_example\modelsim\work\maxii_and16\_primary.dat	845	2007-11-15
an488_design_example\modelsim\work\maxii_and16\_primary.vhd	224	2007-11-15
an488_design_example\modelsim\work\maxii_asynch_lcell	0	2007-12-12
an488_design_example\modelsim\work\maxii_asynch_lcell\verilog.psm	77263	2007-11-15
an488_design_example\modelsim\work\maxii_asynch_lcell\_primary.dat	6007	2007-11-15
an488_design_example\modelsim\work\maxii_asynch_lcell\_primary.vhd	1009	2007-11-15
an488_design_example\modelsim\work\maxii_b17mux21	0	2007-12-12
an488_design_example\modelsim\work\maxii_b17mux21\verilog.psm	3073	2007-11-15
an488_design_example\modelsim\work\maxii_b17mux21\_primary.dat	255	2007-11-15
an488_design_example\modelsim\work\maxii_b17mux21\_primary.vhd	336	2007-11-15
an488_design_example\modelsim\work\maxii_b5mux21	0	2007-12-12
an488_design_example\modelsim\work\maxii_b5mux21\verilog.psm	3073	2007-11-15
an488_design_example\modelsim\work\maxii_b5mux21\_primary.dat	254	2007-11-15
an488_design_example\modelsim\work\maxii_b5mux21\_primary.vhd	331	2007-11-15
an488_design_example\modelsim\work\maxii_bmux21	0	2007-12-12
an488_design_example\modelsim\work\maxii_bmux21\verilog.psm	3073	2007-11-15
an488_design_example\modelsim\work\maxii_bmux21\_primary.dat	253	2007-11-15
an488_design_example\modelsim\work\maxii_bmux21\_primary.vhd	332	2007-11-15
an488_design_example\modelsim\work\maxii_crcblock	0	2007-12-12
an488_design_example\modelsim\work\maxii_crcblock\verilog.psm	2369	2007-11-15
an488_design_example\modelsim\work\maxii_crcblock\_primary.dat	286	2007-11-15
an488_design_example\modelsim\work\maxii_crcblock\_primary.vhd	392	2007-11-15
an488_design_example\modelsim\work\maxii_dffe	0	2007-12-12
an488_design_example\modelsim\work\maxii_dffe\verilog.psm	9115	2007-11-15
an488_design_example\modelsim\work\maxii_dffe\_primary.dat	984	2007-11-15
an488_design_example\modelsim\work\maxii_dffe\_primary.vhd	354	2007-11-15
an488_design_example\modelsim\work\maxii_io	0	2007-12-12
an488_design_example\modelsim\work\maxii_io\verilog.psm	20414	2007-11-15
an488_design_example\modelsim\work\maxii_io\_primary.dat	2572	2007-11-15
an488_design_example\modelsim\work\maxii_io\_primary.vhd	471	2007-11-15
an488_design_example\modelsim\work\maxii_jtag	0	2007-12-12
an488_design_example\modelsim\work\maxii_jtag\verilog.psm	4201	2007-11-15
an488_design_example\modelsim\work\maxii_jtag\_primary.dat	503	2007-11-15
an488_design_example\modelsim\work\maxii_jtag\_primary.vhd	811	2007-11-15
an488_design_example\modelsim\work\maxii_latch	0	2007-12-12
an488_design_example\modelsim\work\maxii_latch\verilog.psm	8052	2007-11-15
an488_design_example\modelsim\work\maxii_latch\_primary.dat	914	2007-11-15
an488_design_example\modelsim\work\maxii_latch\_primary.vhd	313	2007-11-15
an488_design_example\modelsim\work\maxii_lcell	0	2007-12-12
an488_design_example\modelsim\work\maxii_lcell\verilog.psm	11457	2007-11-15
an488_design_example\modelsim\work\maxii_lcell\_primary.dat	1755	2007-11-15
an488_design_example\modelsim\work\maxii_lcell\_primary.vhd	1624	2007-11-15
an488_design_example\modelsim\work\maxii_lcell_register	0	2007-12-12
an488_design_example\modelsim\work\maxii_lcell_register\verilog.psm	29263	2007-11-15
an488_design_example\modelsim\work\maxii_lcell_register\_primary.dat	3064	2007-11-15
an488_design_example\modelsim\work\maxii_lcell_register\_primary.vhd	874	2007-11-15
an488_design_example\modelsim\work\maxii_mux21	0	2007-12-12
an488_design_example\modelsim\work\maxii_mux21\verilog.psm	5567	2007-11-15
an488_design_example\modelsim\work\maxii_mux21\_primary.dat	474	2007-11-15
an488_design_example\modelsim\work\maxii_mux21\_primary.vhd	270	2007-11-15
an488_design_example\modelsim\work\maxii_mux41	0	2007-12-12
an488_design_example\modelsim\work\maxii_mux41\verilog.psm	9690	2007-11-15
an488_design_example\modelsim\work\maxii_mux41\_primary.dat	814	2007-11-15
an488_design_example\modelsim\work\maxii_mux41\_primary.vhd	375	2007-11-15
an488_design_example\modelsim\work\maxii_nmux21	0	2007-12-12
an488_design_example\modelsim\work\maxii_nmux21\verilog.psm	2889	2007-11-15
an488_design_example\modelsim\work\maxii_nmux21\_primary.dat	217	2007-11-15
an488_design_example\modelsim\work\maxii_nmux21\_primary.vhd	272	2007-11-15
an488_design_example\modelsim\work\maxii_routing_wire	0	2007-12-12
an488_design_example\modelsim\work\maxii_routing_wire\verilog.psm	3045	2007-11-15
an488_design_example\modelsim\work\maxii_routing_wire\_primary.dat	319	2007-11-15
an488_design_example\modelsim\work\maxii_routing_wire\_primary.vhd	198	2007-11-15
an488_design_example\modelsim\work\maxii_ufm	0	2007-12-12
an488_design_example\modelsim\work\maxii_ufm\verilog.psm	75469	2007-11-15
an488_design_example\modelsim\work\maxii_ufm\_primary.dat	6783	2007-11-15
an488_design_example\modelsim\work\maxii_ufm\_primary.vhd	1242	2007-11-15
an488_design_example\modelsim\work\stepmot	0	2007-12-12
an488_design_example\modelsim\work\stepmot\verilog.psm	3438	2007-11-15
an488_design_example\modelsim\work\stepmot\_primary.dat	487	2007-11-15
an488_design_example\modelsim\work\stepmot\_primary.vhd	324	2007-11-15
an488_design_example\modelsim\work\stepper	0	2007-12-12

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．