Introduction - If you have any usage issues, please Google them yourself
ddramc_config->rtr = 0x411; /* Refresh timer: 7.8125us */
ddramc_config->t1pr = (AT91C_DDRC2_TXP_(2) /* 2 clock cycles */
| AT91C_DDRC2_TXSRD_(200) /* 200 clock cycles */
| AT91C_DDRC2_TXSNR_(27) /* 19 * 7.5 = 142.5 ns*/
| AT91C_DDRC2_TRFC_(26)); /* 18 * 7.5 = 135 ns */