Introduction - If you have any usage issues, please Google them yourself
The SPI code written in Verilog is readable and writable. After the simulation is finished, it is not yet on board. Awkwardly, it is mainly that official restrictions can not be downloaded from the official limit to ~ ~ ~ ~ ~ ~ ~ ~ ~ ~