Introduction - If you have any usage issues, please Google them yourself
Procedures for additional information: For sequential logic, that is always sensitive table module along sensitive signals (clock or reset for a positive or negative along along), using a unified non-blocking assignment
Packet : 7941958example-4-1.rar filelist
Example-4-1\cnt.prd
Example-4-1\cnt.prj
Example-4-1\示例说明.doc
Example-4-1\source\cnt1.v
Example-4-1\source\cnt2.v
Example-4-1\source\cnt3.v
Example-4-1\source\syntmp.msg
Example-4-1\rev_1\cnt1.edf
Example-4-1\rev_1\cnt1.fse
Example-4-1\rev_1\cnt1.srm
Example-4-1\rev_1\cnt1.srr
Example-4-1\rev_1\cnt1.srs
Example-4-1\rev_1\cnt1.tlg
Example-4-1\rev_1\cnt2.edf
Example-4-1\rev_1\cnt2.fse
Example-4-1\rev_1\cnt2.srm
Example-4-1\rev_1\cnt2.srr
Example-4-1\rev_1\cnt2.srs
Example-4-1\rev_1\cnt2.tlg
Example-4-1\rev_1\cnt3.edf
Example-4-1\rev_1\cnt3.fse
Example-4-1\rev_1\cnt3.srm
Example-4-1\rev_1\cnt3.srr
Example-4-1\rev_1\cnt3.srs
Example-4-1\rev_1\cnt3.tlg
Example-4-1\rev_1\syntmp\cnt1.plg
Example-4-1\rev_1\syntmp\cnt2.msg
Example-4-1\rev_1\syntmp\cnt2.plg
Example-4-1\rev_1\syntmp\cnt3.msg
Example-4-1\rev_1\syntmp\cnt3.plg
Example-4-1\rev_1\syntmp
Example-4-1\rev_1\par_1
Example-4-1\source
Example-4-1\rev_1
Example-4-1