SPI code written in Verilog, the code is FPGA as the host can send and read data, the upper board verified, when I test the SPI CLK rate is 5M, read and write no problem, stable, as for higher rates have not been tested

Filename	Size	Update
spi_master.v	4000	2018-03-26

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．